or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
www.latticesemi.com
1
DS1020_23.5
ispMACH 4000V/B/C/Z Family Data Sheet
Table 2. ispMACH 4000Z Family Selection Guide
ispMACH 4032ZC
Macrocells
I/O + Dedicated Inputs
t
PD
(ns)
t
S
(ns)
t
CO
(ns)
f
MAX
(MHz)
Supply Voltage (V)
Max. Standby Icc (µA)
Pins/Package
32
32+4/32+4
3.5
2.2
3.0
267
1.8
20
48 TQFP
56 csBGA
ispMACH 4064ZC
64
32+4/32+12/
64+10/64+10
3.7
2.5
3.2
250
1.8
25
48 TQFP
56 csBGA
100 TQFP
132 csBGA
ispMACH 4128ZC
128
64+10/96+4
4.2
2.7
3.5
220
1.8
35
ispMACH 4256ZC
256
64+10/96+6/
128+4
4.5
2.9
3.8
200
1.8
55
100 TQFP
132csBGA
100 TQFP
132 csBGA
176 TQFP
ispMACH 4000 Introduction
The high performance ispMACH 4000 family from Lattice offers a SuperFAST CPLD solution. The family is a blend
of Lattice’s two most popular architectures: the ispLSI
®
2000 and ispMACH 4A. Retaining the best of both families,
the ispMACH 4000 architecture focuses on significant innovations to combine the highest performance with low
power in a flexible CPLD family.
The ispMACH 4000 combines high speed and low power with the flexibility needed for ease of design. With its
robust Global Routing Pool and Output Routing Pool, this family delivers excellent First-Time-Fit, timing predictabil-
ity, routing, pin-out retention and density migration.
The ispMACH 4000 family offers densities ranging from 32 to 512 macrocells. There are multiple density-I/O com-
binations in Thin Quad Flat Pack (TQFP), Chip Scale BGA (csBGA) and Fine Pitch Thin BGA (ftBGA) packages
ranging from 44 to 256 pins/balls. Table 1 shows the macrocell, package and I/O options, along with other key
parameters.
The ispMACH 4000 family has enhanced system integration capabilities. It supports 3.3 V (4000V), 2.5 V (4000B)
and 1.8 V (4000C/Z) supply voltages and 3.3 V, 2.5 V and 1.8 V interface voltages. Additionally, inputs can be
safely driven up to 5.5 V when an I/O bank is configured for 3.3 V operation, making this family 5 V tolerant. The
ispMACH 4000 also offers enhanced I/O features such as slew rate control, PCI compatibility, bus-keeper latches,
pull-up resistors, pull-down resistors, open drain outputs and hot socketing. The ispMACH 4000 family members
are 3.3 V/2.5 V/1.8 V in-system programmable through the IEEE Standard 1532 interface. IEEE Standard 1149.1
boundary scan testing capability also allows product testing on automated test equipment. The 1532 interface sig-
nals TCK, TMS, TDI and TDO are referenced to V
CC
(logic core).
Overview
The ispMACH 4000 devices consist of multiple 36-input, 16-macrocell Generic Logic Blocks (GLBs) interconnected
by a Global Routing Pool (GRP). Output Routing Pools (ORPs) connect the GLBs to the I/O Blocks (IOBs), which
contain multiple I/O cells. This architecture is shown in Figure 1.
2
ispMACH 4000V/B/C/Z Family Data Sheet
Figure 1. Functional Block Diagram
CLK0/I
CLK1/I
CLK2/I
CLK3/I
V
CCO0
GND
V
CCO1
GND
I/O
Block
ORP
I/O Bank 1
16
36
Generic
16
Logic
Block
I/O
Block
ORP
GOE0
GOE1
V
CC
GND
TCK
TMS
TDI
TDO
I/O
Block
ORP
I/O Bank 0
16
Global Routing Pool
Generic
Logic
Block
16
36
16
36
Generic
16
Logic
Block
I/O
Block
ORP
16
Generic
Logic
Block
16
36
The I/Os in the ispMACH 4000 are split into two banks. Each bank has a separate I/O power supply. Inputs can
support a variety of standards independent of the chip or bank power supply. Outputs support the standards com-
patible with the power supply provided to the bank. Support for a variety of standards helps designers implement
designs in mixed voltage environments. In addition, 5 V tolerant inputs are specified within an I/O bank that is con-
nected to V
CCO
of 3.0 V to 3.6 V for LVCMOS 3.3, LVTTL and PCI interfaces.
ispMACH 4000 Architecture
There are a total of two GLBs in the ispMACH 4032, increasing to 32 GLBs in the ispMACH 4512. Each GLB has
36 inputs. All GLB inputs come from the GRP and all outputs from the GLB are brought back into the GRP to be
connected to the inputs of any other GLB on the device. Even if feedback signals return to the same GLB, they still
must go through the GRP. This mechanism ensures that GLBs communicate with each other with consistent and
predictable delays. The outputs from the GLB are also sent to the ORP. The ORP then sends them to the associ-
ated I/O cells in the I/O block.
Generic Logic Block
The ispMACH 4000 GLB consists of a programmable AND array, logic allocator, 16 macrocells and a GLB clock
generator. Macrocells are decoupled from the product terms through the logic allocator and the I/O pins are decou-
pled from macrocells through the ORP. Figure 2 illustrates the GLB.
3
ispMACH 4000V/B/C/Z Family Data Sheet
Figure 2. Generic Logic Block
CLK0
CLK1
CLK2
CLK3
To GRP
Clock
Generator
1+OE
16 MC Feedback Signals
1+OE
1+OE
1+OE
1+OE
1+OE
1+OE
1+OE
To ORP
To
Product Term
Output Enable
Sharing
Logic Allocator
36 Inputs
from GRP
AND Array
The programmable AND Array consists of 36 inputs and 83 output product terms. The 36 inputs from the GRP are
used to form 72 lines in the AND Array (true and complement of the inputs). Each line in the array can be con-
nected to any of the 83 output product terms via a wired-AND. Each of the 80 logic product terms feed the logic
allocator with the remaining three control product terms feeding the Shared PT Clock, Shared PT Initialization and
Shared PT OE. The Shared PT Clock and Shared PT Initialization signals can optionally be inverted before being
fed to the macrocells.
Every set of five product terms from the 80 logic product terms forms a product term cluster starting with PT0.
There is one product term cluster for every macrocell in the GLB. Figure 3 is a graphical representation of the AND
Array.
AND Array
36 Inputs,
83 Product Terms
4
16 Macrocells
ispMACH 4000V/B/C/Z Family Data Sheet
Figure 3. AND Array
In[0]
In[34]
In[35]
PT0
PT1
PT2
PT3
PT4
Cluster 0
PT75
PT76
PT77
Cluster 15
PT78
PT79
PT80 Shared PT Clock
PT81 Shared PT Initialization
PT82 Shared PTOE
Note:
Indicates programmable fuse.
Enhanced Logic Allocator
Within the logic allocator, product terms are allocated to macrocells in product term clusters. Each product term
cluster is associated with a macrocell. The cluster size for the ispMACH 4000 family is 4+1 (total 5) product terms.
The software automatically considers the availability and distribution of product term clusters as it fits the functions
within a GLB. The logic allocator is designed to provide three speed paths: 5-PT fast bypass path, 20-PT Speed
Locking path and an up to 80-PT path. The availability of these three paths lets designers trade timing variability for
increased performance.
The enhanced Logic Allocator of the ispMACH 4000 family consists of the following blocks:
• Product Term Allocator
• Cluster Allocator
• Wide Steering Logic
Figure 4 shows a macrocell slice of the Logic Allocator. There are 16 such slices in the GLB.
Friendly reminder: The following operations have certain risks, and it is recommended that professionals perform them. If you are a non-professional and insist on following the following operations to...
[i=s]This post was last edited by ddllxxrr on 2014-10-17 09:06[/i] This post is a continuation of the previous one. Previous post: [url=https://bbs.eeworld.com.cn/forum.php?mod=viewthread&tid=449248&p...
Hey guys, I want to install Linux on my development board, but I don't know how to uninstall the original Windows Mobile. Please give me some advice~!...
My laptop is ASUS A6K. Recently, I need to upgrade the memory for work (I am a fashion designer and need to install design software). I used two 256M memory sticks before, totaling 512M, and I used it...
The sending function is normal, but when I use the serial port to receive, I can't enter the interrupt at all. When RX just detects a low level, the program will come to: _iar_unhandled_exception: 008...
1. Test conditions Hardware: STM32L432KC Main frequency: 80MHz Compiler: IAR 8.20.1 Compiler options: High Speed no size constraints CRC generator polynomial: 0x782f 2. Test Method The softwar...[Details]
Because the STM32 HAL library only has millisecond-level delay for HAl_Delay(), in order to achieve accurate microsecond-level delay, Systick has to be modified. However, since it is used internally ...[Details]
Development Background: 1. Main chip - STM32F207VCT6; 2. TCP/IP protocol stack - LWIP, transplanted based on ST routines; 3. Operating system - none (bare metal); Anomalies: 1. Power on the device wi...[Details]
From last year to now, competition in the photovoltaic inverter industry has become increasingly fierce. In addition to the introduction of new products, various marketing and promotion methods hav...[Details]
With the implementation of the first version of the NR sub-6GHz draft of 3GPP in December 2017, and the subsequent Phase 2 drafts, semiconductor manufacturers and terminal manufacturers began to ...[Details]
The application of millimeter wave technology in mobile communications also involves a series of technical problems, including the large propagation loss of millimeter waves and the susceptibility ...[Details]
In recent years, in addition to Huawei Kirin
chips
in the mobile phone industry
, Xiaomi's own processor Pengpai S1, AI
chip
start-ups such as Cambrian, Horizon, and Deephi Technolo...[Details]
LiDAR: Autonomous driving from the perspective of optoelectronic technology LiDAR and competing sensor technologies (camera, radar, and ultrasonic) intensify the need for sensor fusion and the need...[Details]
ADI has established long-term good relationships with car manufacturers and Tier 1 component suppliers. Based on its previous long-term successful cooperation with new energy vehicles and suppliers a...[Details]
As shown in the figure, the author soldered a STM32F207VET6 board using a TQFP (32-100PIN) 0.55MM to direct plug adapter board. The board leads out the SWD debug interface (only PA13 and PA14 are occ...[Details]
The pins of stm32 have two uses: GPIO (general purpose io) and AFIO (alternate function io) For some pins (depending on the chip), neither of these two uses exists. For example, in 64-pin products, O...[Details]
I have encountered many problems when tinkering with LD driver recently. I will record them one by one below. Otherwise, who will remember who in five hundred years? 1. Configuration issues of multi-...[Details]
1) ADC multi-channel acquisition: (Multi-channel acquisition must use scanning mode. In scanning mode, the channels of the rule group share a register, so DMA transmission must be used; to prevent da...[Details]
Single-chip microcomputer experiment design: It is required to use 8951 series single-chip microcomputer, design a pulse generator with a pulse width duty cycle of 50%, 25% adjustable, and a period o...[Details]
Mobile and portable
京公网安备 11010802033920号
EEWORLD
