EEWORLDEEWORLDEEWORLD

Part Number

Search

1210B303P501Y

Description
Ceramic Capacitor, Multilayer, Ceramic, 500V, 100% +Tol, 0% -Tol, X7R, 15% TC, 0.03uF, Surface Mount, 1210, CHIP
CategoryPassive components    capacitor   
File Size850KB,4 Pages
ManufacturerNovacap
Websitehttps://www.novacap.eu/en/
Download Datasheet Parametric View All

1210B303P501Y Overview

Ceramic Capacitor, Multilayer, Ceramic, 500V, 100% +Tol, 0% -Tol, X7R, 15% TC, 0.03uF, Surface Mount, 1210, CHIP

1210B303P501Y Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerNovacap
package instruction, 1210
Reach Compliance Codenot_compliant
ECCN codeEAR99
capacitance0.03 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high1.65 mm
JESD-609 codee0
length3.18 mm
Manufacturer's serial numberX7R
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
Package formSMT
method of packingBULK
positive tolerance100%
Rated (DC) voltage (URdc)500 V
series1210B (400-500V)
size code1210
surface mountYES
Temperature characteristic codeX7R
Temperature Coefficient15% ppm/°C
Terminal surfaceMatte Tin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Terminal shapeWRAPAROUND
width2.54 mm
Base Number Matches1
X7R - COMMERCIAL - 16Vdc to 10KVdc
Stable EIA Class II dielectric, with +/-15% temperature
coefficient and predictable variation
of electrical properties with time, temperature and voltage. These chips are designed for
surface mount application with nickel barrier terminations suitable for solder wave, vapor
phase or reflow solder board attachment. Also available in silver-palladium terminations for
hybrid use with conductive epoxy. Class II X7R chips are used as decoupling, by-pass,
filtering and transient voltage suppression elements.
CAPACITANCE & VOLTAGE SELECTION FOR POPULAR CHIP SIZES
3 digit code: two significant digits, followed by number of zeros eg: 183 = 18,000 pF. R denotes decimal, eg. 2R7 = 2.7 pF
SIZE
Min Cap
0402 0504 0603 0805 1005 1206 1210 1515
121
.
024
1808
151
.065
684
564
394
274
184
124
823
563
563
393
273
153
472
272
561
331
151
.080
824
564
564
394
224
154
104
823
683
563
333
223
682
332
821
391
x
1812
151
.065
125
105
824
564
334
224
154
104
104
683
473
273
822
472
122
681
151
.100
155
125
125
824
564
394
224
184
154
124
683
473
153
682
122
122
x
1825
471
.080
185
155
155
125
824
684
474
334
334
224
124
823
273
123
472
152
821
471
.140
225
225
225
185
155
125
824
564
474
394
274
154
563
273
103
272
182
x
121
.044
393
333
333
333
153
103
121
.035
273
223
223
223
103
682
121
.054
124
104
104
683
333
273
153
123
123
822
472
272
121
.054
154
124
124
823
473
393
183
123
822
822
472
272
121
.064
334
274
274
184
104
683
473
273
223
183
103
682
222
102
121
.065
474
474
474
334
184
124
823
563
563
393
273
153
472
222
151
.130
125
105
824
684
564
394
274
224
154
124
823
563
183
822
152
122
T ma x
16V
25V
50V
100V
200V
V O LTA G E
562
472
472
472
222
152
250V
300V
400V
500V
600V
800V*
1000V*
1500V*
2000V*
3000V*
4000V*
5000V*
6000V*
7000V*
8000V*
9000V*
10000V*
MAX
CAP
&
Note:
“ x ”
denotes a special
thickness
(see
Tmax row above).
An
X is required in the part number. Please
refer
to page 10 for how to order.
* Units rated above 800V may require conformal coating in use to preclude arcing over the chip surface
NO T E : RE F E R T O P A GE S 1 0 & 1 1 F O R O RD E RI NG I NF O R MA T IO N
14
Catalog 09-08-PC
.
www.
N O V A C A P
.
com
MSP430 G2553 Launchpad Capacitance Measurement Test Code
四、测试代码 main.c程序:复制代码1 // C meter 2015.9.262 //3 // P1.5(TA0.0) --[||||]----------- P1.4(CA3)4 //R=10kOhm|5 //-----6 //cap -----7 //|8 //GND10 /////////////////////////////////////////1112 #include "io...
fish001 Microcontroller MCU
In the always block of Verilog, are there both level and edge triggers?
How can we have both level and edge triggering in the always block of Verilog? For example, always@(a or b or c) I want a to be edge triggered. How can I implement it?...
jokeboy999 FPGA/CPLD
Show the process of WEBENCH design + step-down 3.3V
Show the process of WEBENCH design + step-down 3.3V When we often do DEMO testing 430, we directly draw power from the 5V USB, which is convenient! Enter the [color=#555555]WEBENCH[/color][size=14px] ...
蓝雨夜 Analogue and Mixed Signal
Help: PADS from PCB to schematic
I have a question from a friend online, so I put it here and hope you can help me: How to convert PCB to schematic in PADS? I have only used PROTEL before and I don't think I have encountered a simila...
soso PCB Design
$89 FPGA development board
The FPGA with parallel mechanism is used to implement parallel cooperation and parallel control algorithms, thus obtaining a powerful controller for flexible DC transmission. At the same time, the rel...
huiyanhuishi FPGA/CPLD
Is the eye protection lamp reliable? Would you buy one for your school-going child?
[size=5]When we were young, we used mostly incandescent lamps. At that time, few students in the class wore glasses. Now, half of the students in the school should wear glasses. I heard that there is ...
赵玉田 Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 116  1407  1628  2427  2756  3  29  33  49  56 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号