EEWORLDEEWORLDEEWORLD

Part Number

Search

HCTS109DMSR

Description
HCT SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP16
Categorylogic    logic   
File Size165KB,9 Pages
ManufacturerIntersil ( Renesas )
Websitehttp://www.intersil.com/cda/home/
Download Datasheet Compare View All

HCTS109DMSR Overview

HCT SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP16

HCTS109MS
September 1995
Radiation Hardened
Dual JK Flip Flop
Pinouts
16 LEAD CERAMIC DUAL-IN-LINE
METAL SEAL PACKAGE (SBDIP)
MIL-STD-1835 CDIP2-T16, LEAD FINISH C
TOP VIEW
RI
J1
K1
CP1
S1
1
2
3
4
5
6
7
8
16 VCC
15 R2
14 J2
13 K2
12 CP2
11 S2
10 Q2
9 Q2
Features
• 3 Micron Radiation Hardened SOS CMOS
• Total Dose 200K RAD (Si)
• SEP Effective LET No Upsets: >100 MEV-cm
2
/mg
• Single Event Upset (SEU) Immunity < 2 x 10
-9
Errors/
Bit-Day (Typ)
• Dose Rate Survivability: >1 x 10
12
RAD (Si)/s
• Dose Rate Upset >10
10
RAD (Si)/s 20ns Pulse
• Latch-Up Free Under Any Conditions
• Military Temperature Range: -55
o
C to +125
o
C
• Significant Power Reduction Compared to LSTTL ICs
• DC Operating Voltage Range: 4.5V to 5.5V
• LSTTL Input Logic Compatibility
- VIL = 0.8V Max
- VIH = VCC/2 Min
• Input Current Levels Ii
5µA at VOL, VOH
Q1
Q1
GND
16 LEAD CERAMIC METAL SEAL
FLATPACK PACKAGE (FLATPACK)
MIL-STD-1835 CDFP4-F16, LEAD FINISH C
TOP VIEW
R1
J1
K1
CP1
S1
Q1
Q1
GND
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
VCC
R2
J2
K2
CP2
S2
Q2
Q2
Description
The Intersil HCTS109MS is a Radiation Hardened Dual JK
Flip Flop with set and reset. The flip flop changes state with
the positive transition of the clock (CP1 or CP2).
The HCTS109MS utilizes advanced CMOS/SOS technology
to achieve high-speed operation. This device is a member of
radiation hardened, high-speed, CMOS/SOS Logic Family.
The HCTS109MS is supplied in a 16 lead Ceramic flatpack
(K suffix) or a SBDIP Package (D suffix).
Ordering Information
PART NUMBER
HCTS109DMSR
HCTS109KMSR
HCTS109D/Sample
HCTS109K/Sample
HCTS109HMSR
TEMPERATURE RANGE
-55
o
C to +125
o
C
-55
o
C to +125
o
C
+25
o
C
+25
o
C
+25
o
C
SCREENING LEVEL
Intersil Class S Equivalent
Intersil Class S Equivalent
Sample
Sample
Die
PACKAGE
16 Lead SBDIP
16 Lead Ceramic Flatpack
16 Lead SBDIP
16 Lead Ceramic Flatpack
Die
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143 | Copyright © Intersil Corporation 1999
Spec Number
File Number
10
518601
2141.2

HCTS109DMSR Related Products

HCTS109DMSR HCTS109HMSR HCTS109K HCTS109MS HCTS109D HCTS109KMSR
Description HCT SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP16 HCT SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, UUC16 HCT SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP16 HCT SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP16 HCT SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP16 HCT SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP16, CERAMIC, DFP-16
Looking for an English paper on 51 single chip microcomputer
Looking for an English paper on 51 single chip microcomputer, preferably with translation...
shy117301 51mcu
Several connection methods of high-power LED circuits
[hide] The connection method of high-power LED load circuit is directly related to the reliability and service life of LED components. A LED circuit that can work normally and safely has two basic fun...
qwqwqw2088 LED Zone
What is the prospect of DSP?
I want to learn DSP. Can you please help me? What is the prospect of DSP engineer? What materials do I need to learn DSP? Which manufacturer's DSP is better, TI or ADI?...
mikerain Embedded System
The frequency set by mspg2553 is different from the final oscilloscope display, what's going on?
[i=s] This post was last edited by paulhyde on 2014-9-15 03:11 [/i] The frequency set by mspg2553 is different from the final oscilloscope display, what's wrong? Urgent #includevoid Timer_A0_1_init() ...
木子筱 Electronics Design Contest
How to design a multi-channel acquisition logic on CPLD
There is a 16-channel AD acquisition interface. It is required to be able to set the value n, X1, X2...Xn and then turn on the acquisition port. How to do this on CPLD? I am not familiar with it. Plea...
stdio_h_0 Embedded System
Watch the video and win a JD card | Tektronix Oscilloscope Video Learning Center is now online!
The Tektronix Oscilloscope Video Learning Center is now online! We have carefully selected the following 5 videos for this event.Click any video on the page or the "Watch for Free" button and fill out...
EEWORLD社区 Integrated technical exchanges

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2788  2546  864  1224  1902  57  52  18  25  39 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号