EEWORLDEEWORLDEEWORLD

Part Number

Search

D151G33C0GH65L2R

Description
Ceramic Disc Capacitors 150pF +/-2% 100V Bulk
CategoryPassive components   
File Size124KB,9 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Download Datasheet Parametric View All

D151G33C0GH65L2R Online Shopping

Suppliers Part Number Price MOQ In stock  
D151G33C0GH65L2R - - View Buy Now

D151G33C0GH65L2R Overview

Ceramic Disc Capacitors 150pF +/-2% 100V Bulk

D151G33C0GH65L2R Parametric

Parameter NameAttribute value
Product CategoryCeramic Disc Capacitors
ManufacturerVishay
Capacitance150 pF
Voltage Rating DC100 VDC
DielectricC0G (NP0)
Tolerance2 %
Diameter8.5 mm
Lead Spacing2.5 mm
Minimum Operating Temperature- 55 C
Maximum Operating Temperature+ 125 C
Termination StyleRadial
ProductCeramic Disc Capacitors
PackagingBulk
ApplicationGeneral Purpose
Capacitance - nF0.15 nF
ClassClass 1
Lead Diameter0.6 mm
Lead StyleStraight
Operating Temperature Range- 55 C to + 125 C
Factory Pack Quantity3000
Temperature Coefficient / Code+/- 30 PPM / C
Thickness3.5 mm
TypeCeramic Singlelayer DC Disc Capacitors Class 1, Class 2, Class 3
Voltage Rating100 V
D Series
www.vishay.com
Vishay BCcomponents
Ceramic Singlelayer DC Disc Capacitors for General Purpose
Class 1, Class 2 and Class 3, 50 V
DC
, 100 V
DC
, 500 V
DC
FEATURES
• High capacitance with small size
• High reliability
• Crimp and straight lead styles
• Material categorization:
for definitions of compliance please see
www.vishay.com/doc?99912
APPLICATIONS
• Temperature compensation
• Coupling and decoupling
• Bypassing
QUICK REFERENCE DATA
DESCRIPTION
Ceramic Class
Ceramic Dielectric
Voltage (V
DC
)
Min. Capacitance (pF)
Max. Capacitance (pF)
Mounting
SL0
50, 100, 500
56
100
1
N750
100, 500
6.8
330
Y5P
100
10 000
Z5U
1000
22 000
Radial
50, 100, 500
100
4700
VALUE
2
X7R
500
100
4700
X5F
Y5V
50, 100, 500
1000
22 000
3
Z5V
50, 100
4700
47 000
MARKING
Marking indicates capacitance value and tolerance in
accordance with “EIA 198” and voltage marks.
CAPACITANCE RANGE
6.8 pF to 47 nF
TOLERANCE ON CAPACITANCE
OPERATING TEMPERATURE RANGE
SL0, N750, X7R, X5F: -55 °C to +125 °C
Y5P, Z5U, Z5V, Y5V: -30 °C to +125 °C
± 0.25 pF, ± 2 %, ± 5 %, ± 10 %, ± 20 %, + 80 % / - 20 %
RATED VOLTAGE
50 V
DC
, 100 V
DC
, 500 V
DC
TEMPERATURE CHARACTERISTICS
Class 1: SL0, N750
Class 2: Y5P, Z5U, X7R, X5F
Class 3: Y5V, Z5V
TEST VOLTAGE
250 % of rated voltage
INSULATION RESISTANCE AT RATED VOLTAGE
10 G min.
SECTIONAL SPECIFICATIONS
Climatic category (acc. to EN 60058-1)
Class 1 and 2: 55/125/21
Class 3: 30/85/21
DISSIPATION FACTOR
Class 1
0.1 % max. when C
30 pF
(at 1 MHz; 1 V where C
1000 pF, and at
1 kHz; 1 V where C > 1000 pF)
For C < 30 pF: DF = 100/(400 + 20 x C)
DF = dissipation factor in %;
C = capacitance value in pF
Class 2
Class 3
2.5 % max. (at 1 kHz; 1 V)
5 % max. (at 1 kHz; 1 V)
APPROVALS
EIA 198
IEC 60384-8
IEC 60384-9
Revision: 26-Oct-17
Document Number: 28549
1
For technical questions, contact:
cdc@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000
Shanghai Bell PCB (learning reference)
...
静若幽兰 PCB Design
Waveform Generator
The comparator and the integrator are connected end to end to form a closed loop circuit, but there is no input signal. How does the voltage comparator generate a square wave?...
wh20100133 FPGA/CPLD
TI c281x series header files
TI c281x series header files and routines, V1.2 version....
gxg1122 Microcontroller MCU
Instruments and Testing - Not sure if this is the right place to post this?
[img]http://bbs.gkong.com/images/stamp_jinghua.gif[/img] [img]http://bbs.gkong.com/face/face1.gif[/img] [size=11pt][b]Instruments and testing[/b] 1. What is measurement? Measurement technology? What a...
cobble1 Test/Measurement
TI 2553 minimum system (including keyboard display) schematic diagram
[i=s] This post was last edited by paulhyde on 2014-9-15 03:45 [/i] Very useful, everyone can take a look...
低碳哥2 Electronics Design Contest
S6LX9 Microboard Trial Application
Recently, a QPSK modulation and demodulation bit error rate curve will be implemented after passing through Gaussian white and Rayleigh channels. It is required to complete QPSK modulation, up-convers...
philoman FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2313  2052  359  2782  1136  47  42  8  57  23 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号