EEWORLDEEWORLDEEWORLD

Part Number

Search

MDU13H-45C3

Description
TRIPLE, ECL-INTERFACED FIXED DELAY LINE (SERIES MDU13H)
Categorylogic    logic   
File Size27KB,4 Pages
ManufacturerData Delay Devices
Download Datasheet Parametric View All

MDU13H-45C3 Overview

TRIPLE, ECL-INTERFACED FIXED DELAY LINE (SERIES MDU13H)

MDU13H-45C3 Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerData Delay Devices
Parts packaging codeSOIC
package instructionSOP,
Contacts16
Reach Compliance Codecompli
Is SamacsysN
JESD-30 codeR-XDSO-G16
length22.352 mm
Logic integrated circuit typeACTIVE DELAY LINE
Number of functions3
Number of taps/steps1
Number of terminals16
Maximum operating temperature85 °C
Minimum operating temperature-30 °C
Output characteristicsOPEN-EMITTER
Output polarityTRUE
Package body materialUNSPECIFIED
encapsulated codeSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
programmable delay lineNO
Certification statusNot Qualified
Maximum seat height7.112 mm
surface mountYES
technologyECL
Temperature levelOTHER
Terminal formGULL WING
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
Total delay nominal (td)45 ns
Base Number Matches1
MDU13H
TRIPLE, ECL-INTERFACED
FIXED DELAY LINE
(SERIES MDU13H)
FEATURES
Three independent delay lines
Fits standard 16-pin DIP socket
Auto-insertable
Input & outputs fully 10KH-ECL interfaced & buffered
GND
1
16
15
14
13
I1
I2
I3
VEE
5
6
7
8
O1
O2
O3
data
3
®
delay
devices,
inc.
PACKAGES
GND
GND
N/C
N/C
N/C
I1
I2
I3
VEE
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
GND
O1
O2
O3
N/C
N/C
N/C
N/C
MDU13H-xx DIP
MDU13H-xxM Military DIP
MDU13H-xxC3 SMD
MDU13H-xxMC3 Mil SMD
FUNCTIONAL DESCRIPTION
The MDU13H-series device is a 3-in-1 digitally buffered delay line. The
signal inputs (I1-I3) are reproduced at the outputs (O1-O3), shifted in time
by an amount determined by the device dash number (See Table). The
delay lines function completely independently of each other.
PIN DESCRIPTIONS
I1-I3
O1-O3
VEE
GND
Signal Inputs
Signal Outputs
-5 Volts
Ground
SERIES SPECIFICATIONS
Minimum input pulse width:
50% of total delay
Output rise time:
2ns typical
Supply voltage:
-5VDC
±
5%
Power dissipation:
200mw typical (no load)
Operating temperature:
-30° to 85° C
Temp. coefficient of total delay:
100 PPM/°C
DASH NUMBER SPECIFICATIONS
Part
Number
MDU13H-3
MDU13H-4
MDU13H-5
MDU13H-10
MDU13H-15
MDU13H-20
MDU13H-25
MDU13H-30
MDU13H-35
MDU13H-40
MDU13H-45
MDU13H-50
Delay Per
Line (ns)
3
±
1.0
4
±
1.0
5
±
1.0
10
±
1.0
15
±
1.0
20
±
1.0
25
±
2.0
30
±
2.0
35
±
2.0
40
±
2.0
45
±
2.2
50
±
2.5
O1
O2
O3
100%
100%
100%
* Total delay is referenced to first tap output
Input to first tap = 1.5ns
±
1ns
NOTE: Any dash number between 3 and 50
not shown is also available.
VCC
I1
I2
I3
GND
Functional block diagram
©
1997 Data Delay Devices
Doc #97037
12/11/97
DATA DELAY DEVICES, INC.
3 Mt. Prospect Ave. Clifton, NJ 07013
1
Openmsp430_Implementation on XC3S200A_XuLA Prototype Board
Ok, sorry, I made another juicer, I want to share with you a little thing I've been playing with recently, I'll continue to update it later, this is just an opening post, it depends on your interest. ...
lyzhangxiang FPGA/CPLD
μCOS-II Programming Basics
μCOS-II Programming Basics...
zxopenljx FPGA/CPLD
DIY mobile phone + blue rain night text message function
DIY mobile phone + Blue Rain Night SMS function Send a text message and follow the instructions step by step! [media=x,500,375]http://v.youku.com/v_show/id_XNzM3MzY4MTEy.html[/media]...
蓝雨夜 DIY/Open Source Hardware
LM27403 Current Limit Thermal Demonstration
[align=left]In this video, Raj introduces you to the LM27403, TI's first analog PWM controller with BJT temperature sensing, and shows you how the LM27403 EVM provides constant current limit over the ...
德州仪器_视频 Analogue and Mixed Signal
We spent 2 days to make a small 104 capacitor
I haven't posted in EE for a long time, which is really embarrassing. The main reason is that I am getting further and further away from the scope of technology and going to do circuit board processin...
long521 stm32/stm8
Why does synopsys always stay in this state after startup?
root@localhost ~]# dvDC Professional (TM)DC Expert (TM)DC Ultra (TM)FloorPlan Manager (TM)HDL Compiler (TM)VHDL Compiler (TM)Library Compiler (TM)DesignWare Developer (TM)DFT Compiler (TM)BSD Compiler...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2543  2860  1772  2838  2811  52  58  36  57  43 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号