HD6475348RF datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> HD6475348RF

HD6475348RF: DescriptionH8/536 Emulator PC Interface; CategoryThe embedded processor and controller Microcontrollers and processors; File Size1MB，487 Pages; ManufacturerHitachi （Renesas ）; Websitehttp://www.renesas.com/eng/

Download Datasheet Parametric View All

HD6475348RF Overview

H8/536 Emulator PC Interface

HD6475348RF Parametric

Parameter Name	Attribute value
Maker	Hitachi （Renesas ）
Parts packaging code	QFP
package instruction	QFP, QFP80,.68SQ
Contacts	80
Reach Compliance Code	unknow
Has ADC	YES
Address bus width	20
bit size	16
CPU series	H8/500
maximum clock frequency	20 MHz
DAC channel	NO
DMA channel	NO
External data bus width	8
JESD-30 code	S-PQFP-G80
length	14 mm
Number of I/O lines	65
Number of terminals	80
Maximum operating temperature	75 °C
Minimum operating temperature	-20 °C
PWM channel	YES
Package body material	PLASTIC/EPOXY
encapsulated code	QFP
Encapsulate equivalent code	QFP80,.68SQ
Package shape	SQUARE
Package form	FLATPACK
power supply	5 V
Certification status	Not Qualified
RAM (bytes)	2048
rom(word)	32768
ROM programmability	OTPROM
Maximum seat height	3.05 mm
speed	10 MHz
Maximum slew rate	60 mA
Maximum supply voltage	5.5 V
Minimum supply voltage	4.5 V
Nominal supply voltage	5 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL EXTENDED
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	QUAD
width	14 mm
uPs/uCs/peripheral integrated circuit type	MICROCONTROLLER

Preview

Download Datasheet

View All

OMC 932723248

Hitachi Single-Chip Microcomputer

H8/534, H8/536

HD6475348R, HD6435348R

HD6475368R, HD6435368R

HD6475348S, HD6435348S

HD6475368S, HD6435368S

Hardware Manual

ADE-602-038B

Contents

Section 1 Overview

1.1

1.2

1.3

Features ··································································································································1

Block Diagram ·······················································································································5

Pin Arrangements and Functions ···························································································6

1.3.1 Pin Arrangement ·········································································································6

1.3.2 Pin Functions ··············································································································9

Section 2 MCU Operating Modes and Address Space

2.1

2.2

2.3

Overview ······························································································································23

Mode Descriptions ···············································································································24

Address Space Map ··············································································································25

2.3.1 Page Segmentation ····································································································25

2.3.2 Page 0 Address Allocations ······················································································26

Mode Control Register (MDCR) ·························································································27

2.4

Section 3 CPU

3.1

Overview ······························································································································31

3.1.1 Features ·····················································································································31

3.1.2 Address Space ···········································································································32

3.1.3 Register Configuration ······························································································33

CPU Register Descriptions ··································································································34

3.2.1 General Registers ······································································································34

3.2.2 Control Registers ······································································································35

3.2.3 Initial Register Values ·······························································································40

Data Formats ························································································································41

3.3.1 Data Formats in General Registers ···········································································41

3.3.2 Data Formats in Memory ··························································································42

Instructions ···························································································································44

3.4.1 Basic Instruction Formats ·························································································44

3.4.2 Addressing Modes ····································································································45

3.4.3 Effective Address Calculation ··················································································47

Instruction Set ······················································································································50

3.5.1 Overview ···················································································································50

3.5.2 Data Transfer Instructions ·························································································52

3.5.3 Arithmetic Instructions ·····························································································53

3.5.4 Logic Operations ·······································································································54

3.5.5 Shift Operations ········································································································55

3.5.6 Bit Manipulations ······································································································56

3.5.7 Branching Instructions ······························································································57

3.2

3.3

3.4

3.5

3.6

3.7

3.8

3.9

3.5.8 System Control Instructions ······················································································59

3.5.9 Short-Format Instructions ·························································································62

Operating Modes ··················································································································62

3.6.1 Minimum Mode ········································································································62

3.6.2 Maximum Mode ········································································································63

Basic Operational Timing ····································································································63

3.7.1 Overview ···················································································································63

3.7.2 On-Chip Memory Access Cycle ···············································································64

3.7.3 Pin States during On-Chip Memory Access ·····························································65

3.7.4 Register Field Access Cycle (Addresses H'FE80 to H'FFFF) ··································66

3.7.5 Pin States during Register Field Access (Addresses H'FE80 to H'FFFF) ················67

3.7.6 External Access Cycle ······························································································ 68

CPU States ···························································································································69

3.8.1 Overview ···················································································································69

3.8.2 Program Execution State ···························································································71

3.8.3 Exception-Handling State ·························································································71

3.8.4 Bus-Released State ····································································································72

3.8.5 Reset State ·················································································································77

3.8.6 Power-Down State ····································································································77

Programming Notes ·············································································································78

3.9.1 Restriction on Address Location ···············································································78

Section 4 Exception Handling

4.1

Overview ······························································································································79

4.1.1 Types of Exception Handling and Their Priority ······················································79

4.1.2 Hardware Exception-Handling Sequence ·································································80

4.1.3 Exception Factors and Vector Table ·········································································80

Reset ····································································································································83

4.2.1 Overview ···················································································································83

4.2.2 Reset Sequence ·········································································································83

4.2.3 Stack Pointer Initialization ························································································84

Address Error ·······················································································································87

4.3.1 Illegal Instruction Prefetch ························································································87

4.3.2 Word Data Access at Odd Address ···········································································87

4.3.3 Off-Chip Address Access in Single-Chip Mode ·······················································87

Trace ····································································································································88

Interrupts ······························································································································88

Invalid Instruction ················································································································91

Trap Instructions and Zero Divide ·······················································································91

Cases in Which Exception Handling is Deferred ·································································91

4.8.1 Instructions that Disable Interrupts ···········································································91

4.2

4.3

4.4

4.5

4.6

4.7

4.8

4.8.2 Disabling of Exceptions Immediately after a Reset ··················································92

4.8.3 Disabling of Interrupts after a Data Transfer Cycle ··················································92

4.9 Stack Status after Completion of Exception Handling ························································93

4.9.1 PC Value Pushed on Stack for Trace,

Interrupts, Trap Instructions, and Zero Divide Exceptions ·······································95

4.9.2 PC Value Pushed on Stack for Address Error and Invalid

Instruction Exceptions ······························································································95

4.10 Notes on Use of the Stack ····································································································95

Section 5 Interrupt Controller

5.1

Overview ······························································································································97

5.1.1 Features ·····················································································································97

5.1.2 Block Diagram ··········································································································98

5.1.3 Register Configuration ······························································································99

Interrupt Types ·····················································································································99

5.2.1 External Interrupts ····································································································99

5.2.2 Internal Interrupts ····································································································101

5.2.3 Interrupt Vector Table ·····························································································102

Register Descriptions ·········································································································104

5.3.1 Interrupt Priority Registers A to F (IPRA to IPRF) ················································104

5.3.2 Timing of Priority Setting ·······················································································105

Interrupt Handling Sequence ·····························································································105

5.4.1 Interrupt Handling Flow ·························································································105

5.4.2 Stack Status after Interrupt Handling Sequence ·····················································108

5.4.3 Timing of Interrupt Exception-Handling Sequence ················································109

Interrupts During Operation of the Data Transfer Controller ············································109

Interrupt Response Time ····································································································112

5.2

5.3

5.4

5.5

5.6

Section 6 Data Transfer Controller

6.1

Overview ····························································································································113

6.1.1 Features ···················································································································113

6.1.2 Block Diagram ········································································································113

6.1.3 Register Configuration ····························································································114

Register Descriptions ·········································································································115

6.2.1 Data Transfer Mode Register (DTMR) ···································································115

6.2.2 Data Transfer Source Address Register (DTSR) ····················································116

6.2.3 Data Transfer Destination Register (DTDR) ·························································116

6.2.4 Data Transfer Count Register (DTCR) ···································································116

6.2.5 Data Transfer Enable Registers A to F (DTEA to DTEF) ······································117

Data Transfer Operation ·····································································································118

6.3.1 Data Transfer Cycle ································································································118

6.2

6.3

Recommended Resources

Looping LED Array Circuit

Equal pulse circuit control system circuit diagram circuit

Crystal oscillator circuit diagram using comparator

Ultrasonic sensor receiving amplifier circuit

Hydrogen concentration meter circuit

MP3 circuit diagram_torque solution 3

Using an oscilloscope to measure the waveform of the automobile knock sensor and analyze it: Knock is an abnormal combustion phenomenon caused by the spontaneous combustion of the terminal mixture in the combustion chamber of a gasoline engine. Knock not only produces a sharp knocking sound, ...; Micsig麦科信 Automotive Electronics

Disassembly of Japan Riken RP-GX-86 portable composite gas detector: Disassembly of Japan Riken RP-GX-86 portable composite gas detector...; ylyfxzsx Creative Market

Can video calling be run on Datang (Leadcore Technology)'s TD-CDMA module (3G)? Please give me some ideas.: Can I run a video phone on the TD-CDMA module (3G) of Datang (Leadcore Technology)? I want to develop a video phone on WinCE using the TD-CDMA module. Please give me some ideas. Thank you....; maomaoha Embedded System

The relationship between blood oxygen concentration and driving fatigue: [i=s] This post was last edited by dontium on 2015-1-23 12:58 [/i] I beg you experts to help me~~~~~~~~~...; zhang36204 Analogue and Mixed Signal

LPC800 Mini Kit is a late toy: Haha, I was one of the first to get the board, but I never did anything because I didn't know what to do. Haha, I did it for fun a while ago [url]https://bbs.eeworld.com.cn/thread-428782-1-1.html[/url...; karajanlee NXP MCU

How to learn?: I just started learning microcontrollers near my school. I studied it once but there were still some things I couldn't understand, especially the interrupts that followed. I plan to learn AVR next sem...; 陈彦佑 MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components