530BB50M0000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> 530BB50M0000DG

530BB50M0000DG: DescriptionStandard Clock Oscillators SNGL XO 6 PIN 7mm x 5mm (NCNR); CategoryPassive components; File Size1MB，12 Pages; ManufacturerSilicon Laboratories

Download Datasheet Parametric View All

530BB50M0000DG Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	530BB50M0000DG	-	-	View	Buy Now

530BB50M0000DG Overview

Standard Clock Oscillators SNGL XO 6 PIN 7mm x 5mm (NCNR)

530BB50M0000DG Parametric

Parameter Name	Attribute value
Product Category	Standard Clock Oscillators
Manufacturer	Silicon Laboratories
RoHS	Details
Product	Standard Clock Oscillators
Frequency	50 MHz
Frequency Stability	20 PPM
Operating Supply Voltage	3.3 V
Supply Voltage - Min	2.97 V
Supply Voltage - Max	3.63 V
Termination Style	SMD/SMT
Package / Case	7 mm x 5 mm
Minimum Operating Temperature	- 40 C
Maximum Operating Temperature	+ 85 C
Length	7 mm
Width	5 mm
Height	1.65 mm
Packaging	Tray
Duty Cycle - Max	55 %
Mounting Style	SMD/SMT
Factory Pack Quantity	1
Type	Crystal Oscillator
Unit Weight	0.006562 oz

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R YS TA L

SCILLATOR

(XO) (10 M H

Features



1 . 4 GH

)

Available with any-rate output



frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz



3rd generation DSPLL

with superior



jitter performance



3x better frequency stability than



SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout



Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications



SONET/SDH



Networking



SD/HD video



Test and measurement



Clock and data recovery



FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

GND

CLK+

Si530 (LVDS/LVPECL/CML)

Functional Block Diagram

CLK– CLK+

GND

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

CLK–

GND

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.4 5/13

Si530/531

Recommended Resources

Motorcycle ignition circuit diagram

Frequency sensitive rheostat manual single phase starting circuit

Typical gate drive circuit of GTO

555 programmed timing circuit

Galanz WP750B computerized microwave oven circuit diagram

Basic usage circuit diagram of LT1076

The Evolution of World Famous Car Brand Logos - Mercedes-Benz: The history of the Mercedes-Benz name dates back to 1926, when two German companies, Daimler-Motored-Gesellschaft (DMG) founded by Gottlieb Daimler and Wilhelm Maybach and Benz&Cie founded by Karl Ben...; 1ying Automotive Electronics

How to identify the color ring of inductor: How to identify the color ring of an inductor? What do brown, red, orange, yellow, green, blue, purple, gray, white, black, and gold represent? ? ?...; fighting PCB Design

Memory Technology Device, MTD: MTD (Memory Technology Device) is a subsystem in Linux storage devices. The purpose of designing this system is to provide an abstraction layer and an interface for memory devices, so that hardware dr...; 13691982107 Industrial Control Electronics

Questions about F449 UART settings and programming?: Dear MSP430 experts:I want to use UART0 of MSP430F449 to implement 485 serial communication. Although there is a lot of information on the Internet, and I have searched and read a lot, I am depressed ...; liwei5426 Microcontroller MCU

Ethernet Packet Learning: The Ethernet frame format is shown in the figure below:Destination MAC address ( 6 bytes)Source MAC address ( 6 bytes)Protocol type ( 2 bytes)Ethernet frame data payload ( 46 bytes to 1500 bytes) Prot...; liyujun Microcontroller MCU

What should you eat if you don’t want to age too quickly?: What should we pay attention to in our daily diet after middle age? Chinese medicine practitioners said that after middle age, the gastrointestinal function and physiological metabolism function decli...; niersk Talking

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components