EEWORLDEEWORLDEEWORLD

Part Number

Search

845254AKILFT

Description
Clock Generators u0026 Support Products ICS
Categorysemiconductor    Analog mixed-signal IC   
File Size234KB,20 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric View All

845254AKILFT Online Shopping

Suppliers Part Number Price MOQ In stock  
845254AKILFT - - View Buy Now

845254AKILFT Overview

Clock Generators u0026 Support Products ICS

845254AKILFT Parametric

Parameter NameAttribute value
Product CategoryClock Generators & Support Products
ManufacturerIDT (Integrated Device Technology, Inc.)
RoHSDetails
Package / CaseVFQFPN-32
PackagingCut Tape
PackagingReel
Height1 mm
Length5 mm
Moisture SensitiveYes
Factory Pack Quantity2500
Width5 mm
FemtoClock
®
Crystal-to-3.3V, 2.5V
CML Clock Generator
845254
DATA SHEET
General Description
The 845254 is a 3.3V/2.5V CML clock generator designed for
Ethernet applications. The device synthesizes either a 50MHz,
62.5MHz, 100MHz, 125MHz, 156.25MHz, 250MHz or 312.5MHz
clock signal with excellent phase jitter performance. The clock signal
is distributed to four low-skew differential CML outputs. The device is
suitable for driving the reference clocks of Ethernet PHYs. The
device supports 3.3V and 2.5V voltage supply and is packaged in a
small, lead-free (RoHS 6) 32-lead VFQFN package. The extended
temperature range supports telecommunication, wireless
infrastructure and networking end equipment requirements.
Features
Clock generation of: 50MHz, 62.5MHz, 100MHz, 125MHz,
156.25MHz, 250MHz and 312.5MHz
Four differential CML clock output pairs
25MHz reference clock (selectable internal crystal oscillator and
external LVCMOS clock)
RMS phase jitter @ 125MHz, using a 25MHz crystal
(1.875MHz – 20MHz): 0.405ps (typical)
Offset
Noise Power
100Hz.................... -104.6 dBc/Hz
1kHz.................... -118.4 dBc/Hz
10kHz................... -124.1 dBc/Hz
100kHz................... -125.3 dBc/Hz
LVCMOS interface levels for the control inputs
Full 3.3V and 2.5V supply voltage
Available in lead-free (RoHS 6) 32 VFQFN package
-40°C to 85°C ambient operating temperature
Replacement part: 843002AYLF
Block Diagram
XTAL_IN
OSC
XTAL_OUT
REF_CLK
REF_SEL
FBSEL
nBYPASS
FSEL[1:0]
nOE
Pulldown
Pulldown
Pulldown
Pullup
Pulldown
Pulldown
2
f
REF
1
0
0
Pin Assignment
GND
nQ1
nQ2
Q1
Q2
FBSEL
nc
Phase
Detector
VCO
490-680
MHz
1
÷2
(default),
÷4,
÷5,
÷10
Q0
nQ0
nQ0
1
2
3
4
5
6
7
8
32 31 30 29 28 27 26 25
24
23
22
21
20
19
18
17
9
nc
nc
nQ3
Q3
REF_SEL
FSEL1
FSEL0
nc
V
DD
nc
Q1
nQ1
Q2
nQ2
Q3
nQ3
Q0
V
DD
nOE
nc
nc
nc
nc
÷20,
÷25
(default)
10 11 12 13 14 15 16
XTAL_OUT
nBYPASS
REF_CLK
XTAL_IN
V
DDA
GND
nc
845254
32 lead VFQFN
5.0mm x 5.0mm x 0.925mm package body
K Package
Top View
845254 REVISION B 08/25/15
1
©2015 Integrated Device Technology, Inc.
Static Electricity Protection Measures in Circuits
[i=s]This post was last edited by qwqwqw2088 on 2020-8-19 16:53[/i]1. Parallel discharge devices. Commonly used discharge devices include TVS, Zener diodes, varistors, gas discharge tubes, etc.1.1 Zen...
qwqwqw2088 Analogue and Mixed Signal
ARM launches A12 architecture: supports mixing with A7 and improves performance by 40%
ARM plans to launch a new Cortex-A12 architecture. The performance of Cortex-A12 is 40% higher than that of the previous A9, and its terminal products are priced at US$200. [/size][/font][/color][/p][...
wstt ARM Technology
The boss tells the workers the truth: the rules of the game are so cruel!
[i=s]This post was last edited by paulhyde on 2014-9-15 09:32[/i] As a boss of a private enterprise, I would like to express a few simple opinions: 1. First of all, I also used to be an employee, so I...
程序天使 Electronics Design Contest
Xilinx acquires Auviz Systems, the battle between FPGA and GPU is finally about to begin
[url=http://www.leiphone.com/news/201609/S5tIHYiVfuXepluM.html]Original address[/url] Today, Xilinx announced the acquisition of Auviz Systems, shocking the artificial intelligence community. Auviz Sy...
白丁 FPGA/CPLD
Design and implementation of signal acquisition based on DSP and FPGA
Design block diagram and implementation code of signal acquisition based on DSP and FPGA...
jiakun260 DSP and ARM Processors
MPLAB compile problem
Clean: Deleting intermediary and output files. Clean: Deleted file "C:\Program Files\Microchip\lzz1\lzz001.cce". Clean: Done. Executing: "C:\HT-PIC\BIN\PICC.EXE" -C -E"lzz001.cce" "lzz001.c" -O"lzz001...
youliam Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 386  1790  1781  1626  1553  8  37  36  33  32 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号