EEWORLDEEWORLDEEWORLD

Part Number

Search

7026S55J8

Description
SRAM 256K(16KX16) DUAL PORT
Categorystorage   
File Size680KB,19 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric View All

7026S55J8 Online Shopping

Suppliers Part Number Price MOQ In stock  
7026S55J8 - - View Buy Now

7026S55J8 Overview

SRAM 256K(16KX16) DUAL PORT

7026S55J8 Parametric

Parameter NameAttribute value
Product CategorySRAM
ManufacturerIDT (Integrated Device Technology, Inc.)
RoHSNo
Memory Size256 kbit
Organization16 k x 16
Access Time55 ns
Interface TypeParallel
Supply Voltage - Max5.5 V
Supply Voltage - Min4.5 V
Minimum Operating Temperature0 C
Maximum Operating Temperature+ 70 C
Mounting StyleSMD/SMT
Package / CasePLCC-84
PackagingReel
Height3.63 mm
Length29.21 mm
Memory TypeSDR
Moisture SensitiveYes
Factory Pack Quantity200
TypeAsynchronous
Width29.21 mm
Unit Weight0.239083 oz
HIGH-SPEED
16K X 16 DUAL-PORT
STATIC RAM
IDT7026S/L
Features
True Dual-Ported memory cells which allow simultaneous
access of the same memory location
High-speed access
– Commercial: 15/20/25/35/55ns (max.)
– Industrial: 20/25/35/55ns (max.)
– Military: 20/25/35/55ns (max.)
Low-power operation
– IDT7026S
Active: 750mW (typ.)
Standby: 5mW (typ.)
– IDT7026L
Active: 750mW (typ.)
Standby: 1mW (typ.)
Separate upper-byte and lower-byte control for multi-
plexed bus compatibility
IDT7026 easily expands data bus width to 32 bits or more
using the Master/Slave select when cascading more than
one device
M/S = H for
BUSY
output flag on Master,
M/S = L for
BUSY
input on Slave
On-chip port arbitration logic
Full on-chip hardware support of semaphore signaling
between ports
Fully asynchronous operation from either port
TTL-compatible, single 5V (±10%) power supply
Available in 84-pin PGA and 84-pin PLCC
Industrial temperature range (-40°C to +85°C) is available
for selected speeds
Green parts available, see ordering information
Functional Block Diagram
R/
W
L
UB
L
R/
W
R
UB
R
LB
L
CE
L
OE
L
LB
R
CE
R
OE
R
I/O
8L
-I/O
15L
I/O
0L
-I/O
7L
BUSY
L
A
13L
A
0L
(1,2)
I/O
Control
I/O
Control
I/O
8R
-I/O
15R
I/O
0R
-I/O
7R
BUSY
R
A
13R
A
0R
(1,2)
Address
Decoder
14
MEMORY
ARRAY
14
Address
Decoder
CE
L
ARBITRATION
SEMAPHORE
LOGIC
CE
R
SEM
L
M/S
NOTES:
1. (MASTER):
BUSY
is output; (SLAVE):
BUSY
is input.
2.
BUSY
outputs are non-tri-stated push-pull.
SEM
R
2939 drw 01
AUGUST 2015
1
DSC 2939/14
©2015 Integrated Device Technology, Inc.

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 222  2818  1905  1101  2586  5  57  39  23  53 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号