531EB88M0000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531EB88M0000DGR

531EB88M0000DGR: DescriptionLVPECL Output Clock Oscillator, 88MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531EB88M0000DGR Overview

LVPECL Output Clock Oscillator, 88MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531EB88M0000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	88 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Address decoding interface circuit

Standard line circuit of temperature sensor

Bomb Drop Game Circuit

sound level generator circuit

PID amplifier circuit

820e computer motherboard circuit diagram_04

Recruiting Windows CE application development engineers in Shenzhen: Our company is recruiting engineers who are familiar with Windows CE application development or proficient in Win32 application development. Fresh graduates are not limited. pz_forever@126.com provide...; weishutian Embedded System

Don't brick my power supply: [i=s]This post was last edited by okhxyyo on 2015-10-26 13:15[/i] [align=left]Reposted from deyisupport[/align] [align=left][b]Author: [/b][b]Vaibhav Desai [/b][b]and [/b][b]Ian Bower[/b][/align][alig...; okhxyyo Analogue and Mixed Signal

fpga key debounce: When you use an oscilloscope to look at the signal input to the FPGA when a key is pressed, you can see obvious jitter. The key is usually pulled up to 1, which is 1 when not pressed. However, when it...; eeleader FPGA/CPLD

About Helper2416 sd burning uboot problem: I used IROM_Fusing_Tool to program the display successfully, but there was nothing in the TF card. The TF card was connected to the computer with a USB card reader....; cattle Embedded System

Looking for a foreign literature on circuits: Hello everyone, can anyone provide me with a foreign article about circuits? I need it urgently, about 3000 words, please!!! I will be very grateful, grateful!!! If you have it, please send it to my e...; alion Analog electronics

After voltage stabilization, it will heat up after working for a long time: I made a 220v 5v stabilizer, using a 12v transformer and then connected to a 78M05 to stabilize it to 5v, but after a long time, the transformer will get hot, and then the power will not be enough. It...; ai_si Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components