EEWORLDEEWORLDEEWORLD

Part Number

Search

5SGSED8N2F45I2L

Description
FPGA - Field Programmable Gate Array FPGA - Stratix V GS 2567 LABS 840 IOs
Categorysemiconductor    Programmable logic devices   
File Size812KB,23 Pages
ManufacturerAltera (Intel)
Download Datasheet Parametric View All

5SGSED8N2F45I2L Online Shopping

Suppliers Part Number Price MOQ In stock  
5SGSED8N2F45I2L - - View Buy Now

5SGSED8N2F45I2L Overview

FPGA - Field Programmable Gate Array FPGA - Stratix V GS 2567 LABS 840 IOs

5SGSED8N2F45I2L Parametric

Parameter NameAttribute value
Product CategoryFPGA - Field Programmable Gate Array
ManufacturerAltera (Intel)
RoHSDetails
ProductStratix V GS
Number of Logic Elements695000
Number of Logic Array Blocks - LABs262400
Number of I/Os840 I/O
Operating Supply Voltage850 mV
Minimum Operating Temperature- 40 C
Maximum Operating Temperature+ 85 C
Mounting StyleSMD/SMT
Package / CaseFBGA-1932
PackagingTray
Data Rate14.1 Gb/s
Embedded Block RAM - EBR8.01 Mbit
Moisture SensitiveYes
Number of Transceivers48 Transceiver
Factory Pack Quantity12
Total Memory58.01 Mbit
2015.10.01
Stratix V Device Overview
Subscribe
Send Feedback
SV51001
Altera’s 28-nm Stratix
®
V FPGAs include innovations such as an enhanced core architecture, integrated
transceivers up to 28.05 gigabits per second (Gbps), and a unique array of integrated hard intellectual
property (IP) blocks.
With these innovations, Stratix V FPGAs deliver a new class of application-targeted devices optimized for:
• Bandwidth-centric applications and protocols, including PCI Express
®
(PCIe
®
) Gen3
• Data-intensive applications for 40G/100G and beyond
• High-performance, high-precision digital signal processing (DSP) applications
Stratix V devices are available in four variants (GT, GX, GS, and E), each targeted for a different set of
applications. For higher volume production, you can prototype with Stratix V FPGAs and use the low-
risk, low-cost path to HardCopy
®
V ASICs.
Related Information
Stratix V Device Handbook: Known Issues
Lists the planned updates to the
Stratix V Device Handbook
chapters.
Stratix V Family Variants
The Stratix V device family contains the GT, GX, GS, and E variants.
Stratix V GT
devices, with both 28.05-Gbps and 12.5-Gbps transceivers, are optimized for applications
that require ultra-high bandwidth and performance in areas such as 40G/100G/400G optical communica‐
tions systems and optical test systems. 28.05-Gbps and 12.5-Gbps transceivers are also known as GT and
GX channels, respectively.
Stratix V GX
devices offer up to 66 integrated transceivers with 14.1-Gbps data rate capability. These
transceivers also support backplane and optical interface applications. These devices are optimized for
high-performance, high-bandwidth applications such as 40G/100G optical transport, packet processing,
and traffic management found in wireline, military communications, and network test equipment
markets.
Stratix V GS
devices have an abundance of variable precision DSP blocks, supporting up to 3,926 18x18
or 1,963 27x27 multipliers. In addition, Stratix V GS devices offer integrated transceivers with 14.1-Gbps
data rate capability. These transceivers also support backplane and optical interface applications. These
devices are optimized for transceiver-based DSP-centric applications found in wireline, military,
broadcast, and high-performance computing markets.
2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are
trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as
trademarks or service marks are the property of their respective holders as described at
www.altera.com/common/legal.html.
Altera warrants performance
of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any
products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information,
product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device
specifications before relying on any published information and before placing orders for products or services.
©
ISO
9001:2008
Registered
www.altera.com
101 Innovation Drive, San Jose, CA 95134
Can the network card driver separate the header from the data in the IP datagram?
I want to use the network card driver to separate the IP datagram header from the data, and then encrypt the data separately. Can the network card driver do this? I need to rewrite the network card dr...
feref Embedded System
EEWORLD University ---- Tektronix uses mixed signal oscilloscope to explore the secrets of the bus
Tektronix uses mixed signal oscilloscope to explore the secrets of the bus : https://training.eeworld.com.cn/course/26648...
hi5 Talking
How to ensure data security in SPI flash?
Dear masters, I have a question: When the program developed by the user is stored in SPI FLASH and then called by other chips, is there any measure to "prevent the data in FLASH from being exported"? ...
wende Embedded System
[Rookie FPGA VHDL Learning Post] Post 12 Chip Learning
[Rookie FPGA VHDL Learning Post] Post 12 Chip Learning I have also learned VHDL programming for a while, but I have never had the slightest understanding of chips. I only learned how to use QUARTUSII ...
常见泽1 FPGA/CPLD
Teach you how to read MOSFET datasheet
Teach you how to read MOSFET datasheets [color=black] All power MOS manufacturers provide detailed instructions for each model. The instructions are used to explain the performance of various products...
simonprince Analog electronics
Those who buy computers must be careful to identify fake products!
[i=s]This post was last edited by jameswangsynnex on 2015-3-3 20:03[/i]...
wanghongyang Mobile and portable

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1624  2123  2031  1798  938  33  43  41  37  19 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号