8N3Q001FG-1076CDI datasheet, PDF

Datasheet> All Categories > Passive components> 8N3Q001FG-1076CDI

8N3Q001FG-1076CDI: DescriptionProgrammable Oscillators; CategoryPassive components; File Size170KB，21 Pages; ManufacturerIDT (Integrated Device Technology, Inc.); Websitehttp://www.idt.com/

Download Datasheet Parametric View All

8N3Q001FG-1076CDI Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	8N3Q001FG-1076CDI	-	-	View	Buy Now

8N3Q001FG-1076CDI Overview

Programmable Oscillators

8N3Q001FG-1076CDI Parametric

Parameter Name	Attribute value
Product Category	Programmable Oscillators
Manufacturer	IDT (Integrated Device Technology, Inc.)
Product	XO

Preview

Download Datasheet

View All

Quad-Frequency Programmable XO IDT8N3Q001 REV G

DATA SHEET

General Description

The IDT8N3Q001 is a Quad-Frequency Programmable Clock

Oscillator with very flexible frequency programming capabilities. The

device uses IDT’s fourth generation FemtoClock® NG technology for

an optimum of high clock frequency and low phase noise

performance. The device accepts 2.5V or 3.3V supply and is

packaged in a small, lead-free (RoHS 6) 10-lead Ceramic 5mm x

7mm x 1.55mm package.

Besides the four default power-up frequencies set by the FSEL0 and

FSEL1 pins, the IDT8N3Q001 can be programmed via the I

interface to output clock frequencies between 15.476MHz to

866.67MHz and from 975MHz to 1,300MHz to a very high degree of

precision with a frequency step size of 435.9Hz ÷

(N is the PLL

output divider). Since the FSEL0 and FSEL1 pins are mapped to 4

independent PLL M and N divider registers (P, MINT, MFRAC and N),

reprogramming those registers to other frequencies under control of

FSEL0 and FSEL1 is supported. The extended temperature range

supports wireless infrastructure, telecommunication and networking

end equipment requirements.

Features

•

Fourth generation FemtoClock® NG technology

Programmable clock output frequency from 15.476MHz to

866.67MHz and from 975MHz to 1,300MHz

Four power-up default frequencies (see part number order

codes), re-programmable by I

C programming interface for the output clock frequency and

internal PLL control registers

Frequency programming resolution is 435.9Hz ÷N

One 2.5V, 3.3V LVPECL clock output

Two control inputs for the power-up default frequency

LVCMOS/LVTTL compatible control inputs

RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.244ps

(typical), integer PLL feedback configuration

RMS phase jitter @ 156.25MHz (1kHz - 40MHz): 0.265ps

(typical), integer PLL feedback configuration

Full 2.5V or 3.3V supply modes

-40°C to 85°C ambient operating temperature

Available in Lead-free (RoHS 6) package

Block Diagram

OSC

XTAL

÷MINT,

MFRAC

FSEL1

FSEL0

SCLK

SDATA

Pulldown

Pullup

Pin Assignment

÷P

PFD

LPF

FemtoClock® NG

VCO

1950-2600MHz

÷N

Q

DNU 1

OE 2

FSEL0 4

FSEL1 5

10 SCLK

9 SDATA

8 V

7 nQ

6 Q

Configuration Register (ROM)

(Frequency, APR, Polarity)

C Control

IDT8N3Q001

10-lead Ceramic 5mm x 7mm x 1.55mm

package body

CD Package

Top View

IDT8N3Q001GCD REVISION A

MARCH 6, 2012

Recommended Resources

Charging and discharging system composed of MAXl660

Video codec circuit

Signal generator circuit with small distortion

Simple VMOS timer

Multifunctional electrical stimulation physiotherapy instrument

A cheap wireless microphone circuit

Ask a question about J1939 fault code clearing: [color=rgb(51, 51, 51)][size=18px][backcolor=transparent][font=微软雅黑][backcolor=transparent][font=微软雅黑][font=宋体][backcolor=transparent][font=微软雅黑]Hello everyone, I would like to ask you a question abou...; 快乐大鹏 Automotive Electronics

EEWORLD Download Center Expert Introduction---Chang Changze: [i=s] This post was last edited by tiankai001 on 2014-6-15 15:26 [/i] [align=center] [size=5][b]EEWORLD Download Center's Talent Introduction --- Changjianze [/b][/size][/align] [size=4] EEWORLD Downl...; tiankai001 Download Centre

FPGA Advanced Timing Synthesis Tutorial: ...; 至芯科技FPGA大牛 FPGA/CPLD

Urgent!! Please teach me some analog electronics knowledge!!: How to calculate the two threshold voltages of a hysteresis comparator? It would be best to write out the formula. As shown in the figure below. Thank you very much for your help....; 鱼跃龙门2009 Analog electronics

What is an all-flash array?: Reprinted from [url]http://mp.weixin.qq.com/s?__biz=MzAwMDM4NTUyNw==&mid=402987929&idx=1&sn=d1824cc889e67837e2e823bcda39245c&3rd=MzA3MDU4NTYzMw==&scene=6#rd[/url] [color=#943634][size=14pt][b]6 major ...; 白丁 FPGA/CPLD

【CN0266】High-performance digital MEMS microphone and Blackfin DSP standard digital audio interface: Circuit Functionality and Benefits The circuit shown in Figure 1 allows two digital MEMS microphones to interface to a DSP over a single data line. The ADMP441 consists of a MEMS microphone element an...; EEWORLD社区 ADI Reference Circuit

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components