EEWORLDEEWORLDEEWORLD

Part Number

Search

8N4Q001EG-0103CDI8

Description
Programmable Oscillators
CategoryPassive components   
File Size163KB,20 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric View All

8N4Q001EG-0103CDI8 Online Shopping

Suppliers Part Number Price MOQ In stock  
8N4Q001EG-0103CDI8 - - View Buy Now

8N4Q001EG-0103CDI8 Overview

Programmable Oscillators

8N4Q001EG-0103CDI8 Parametric

Parameter NameAttribute value
Product CategoryProgrammable Oscillators
ManufacturerIDT (Integrated Device Technology, Inc.)
ProductXO
Quad-Frequency Programmable XO IDT8N4Q001 REV G
DATA SHEET
General Description
The IDT8N4Q001 is a Quad-Frequency Programmable Clock
Oscillator with very flexible frequency programming capabilities. The
device uses IDT’s fourth generation FemtoClock® NG technology for
an optimum high clock frequency and low phase noise performance.
The device accepts 2.5V or 3.3V supply and is packaged in a small,
lead-free (RoHS 6) 10-lead ceramic 5mm x 7mm x 1.55mm package.
Besides the four default power-up frequencies set by the FSEL0 and
FSEL1 pins, the IDT8N4Q001 can be programmed via the I
2
C
interface to output clock frequencies between 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz to a very high degree of
precision with a frequency step size of 435.9Hz ÷
N
(N is the PLL
output divider). Since the FSEL0 and FSEL1 pins are mapped to four
independent PLL divider registers (P, MINT, MFRAC and N),
reprogramming those registers to other frequencies under control of
FSEL0 and FSEL1 is supported. The extended temperature range
supports wireless infrastructure, telecommunication and networking
end equipment requirements.
Features
Fourth generation FemtoClock® NG technology
Programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Four power-up default frequencies (see part number order
codes), re-programmable by I
2
C
I
2
C programming interface for the output clock frequency and
internal PLL control registers
Frequency programming resolution is 435.9Hz ÷N
One 2.5V, 3.3V LVDS clock output
Two control inputs for the power-up default frequency
LVCMOS/LVTTL compatible control inputs
RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.253ps
(typical), integer PLL feedback configuration
RMS phase jitter @ 156.25MHz (1kHz - 40MHz): 0.263ps
(typical), integer PLL feedback configuration
Full 2.5V or 3.3V supply modes
-40°C to 85°C ambient operating temperature
Available in Lead-free (RoHS 6) package
Block Diagram
OSC
f
XTAL
÷MINT,
MFRAC
2
25
FSEL1
FSEL0
SCLK
SDATA
OE
Pulldown
Pulldown
Pullup
Pullup
Pullup
Pin Assignment
÷P
PFD
&
LPF
FemtoClock® NG
VCO
1950-2600MHz
÷N
Q
nQ
DNU 1
OE 2
GND 3
FSEL0 4
FSEL1 5
10 SCLK
9 SDATA
8 V
DD
7 nQ
6 Q
7
Configuration Register (ROM)
(Frequency, APR, Polarity)
I
2
C Control
IDT8N4Q001
10-lead ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
IDT8N4Q001GCD
REVISION A
MARCH 6, 2012
1
©2012 Integrated Device Technology, Inc.
ALLEGRO PROBLEMS
How should the Allegro routing be adjusted? It doesn't seem as convenient as AD. Is there any good way to adjust it quickly?...
EricCheng PCB Design
Which friend has installed VS2005 and mobile5 SDK? Can you provide me with the httpserver in the SDK attachment?
httpserver is a program that can run on PPC. I have been looking for it for several days but couldn't find a place to download it, so I have to ask for help. I hope my friends can help me. Thank you!!...
gyxiuwen Analogue and Mixed Signal
Purgatory Legends-Battle of Music Players
[align=left][font=宋体][size=4]After the previous study, I believe that everyone has mastered the basic operation of the software and the basic design process. Next, we try to design something more inte...
梦翼师兄 FPGA/CPLD
Overview of SAW Device Packaging Technology
[b]1 Introduction[/b] Nowadays, with the reduction of the size of the whole machine and the high integration of components, the miniaturization and thinning of components are promoted. Since SAW (Surf...
songbo PCB Design
st F7 + Elderly emergency call + printf variable parameters
[font=Arial] [/font] [font=Arial]First, let's list a few macros __VA_ARGS__ , va_start , [size=14px]va_arg , [/size][size=14px]va_end[/size][/font][font=Arial] [/font][font=Arial]__VA_ARGS__ C languag...
247153481 stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2595  2602  825  666  948  53  17  14  20  44 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号