EEWORLDEEWORLDEEWORLD

Part Number

Search

K4F660411B-JC450

Description
Fast Page DRAM, 16MX4, 45ns, CMOS, PDSO32, 0.400 INCH, PLASTIC, SOJ-32
Categorystorage    storage   
File Size368KB,20 Pages
ManufacturerSAMSUNG
Websitehttp://www.samsung.com/Products/Semiconductor/
Download Datasheet Parametric View All

K4F660411B-JC450 Overview

Fast Page DRAM, 16MX4, 45ns, CMOS, PDSO32, 0.400 INCH, PLASTIC, SOJ-32

K4F660411B-JC450 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerSAMSUNG
Parts packaging codeSOJ
package instructionSOJ,
Contacts32
Reach Compliance Codecompliant
ECCN codeEAR99
access modeFAST PAGE
Maximum access time45 ns
Other featuresRAS ONLY/CAS BEFORE RAS/HIDDEN REFRESH
JESD-30 codeR-PDSO-J32
length20.96 mm
memory density67108864 bit
Memory IC TypeFAST PAGE DRAM
memory width4
Number of functions1
Number of ports1
Number of terminals32
word count16777216 words
character code16000000
Operating modeASYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize16MX4
Package body materialPLASTIC/EPOXY
encapsulated codeSOJ
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)225
Certification statusNot Qualified
Maximum seat height3.76 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal formJ BEND
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperature30
width10.16 mm
Base Number Matches1
K4F660411B,K4F640411B
CMOS DRAM
16M x 4bit CMOS Dynamic RAM with Fast Page Mode
DESCRIPTION
This is a family of 16,777,216 x 4 bit Fast Page Mode CMOS DRAMs. Fast Page Mode offers high speed random access of memory
cells within the same row. Refresh cycle(4K Ref. or 8K Ref.), access time(-45, -50 or -60), package type(SOJ or TSOP-II) are optional
features of this family. All of this family have CAS-before-RAS refresh, RAS-only refresh and Hidden refresh capabilities. This 16Mx4
Fast Page Mode DRAM family is fabricated using Samsung′s advanced CMOS process to realize high band-width, low power consump-
tion and high reliability.
FEATURES
• Part Identification
- K4F660411B-JC(5.0V, 8K Ref., SOJ )
- K4F640411B-JC(5.0V, 4K Ref. SOJ)
- K4F660411B-TC(5.0V, 8K Ref., TSOP)
- K4F640411B-TC(5.0V, 4K Ref., TSOP)
• Fast Page Mode operation
• CAS-before-RAS refresh capability
• RAS-only and Hidden refresh capability
• Fast parallel test mode capability
• TTL(5.0V) compatible inputs and outputs
• Early Write or output enable controlled write
Active Power Dissipation
Unit : mW
Speed
-45
-50
-60
Refresh Cycles
Part
NO.
K4F660411B*
K4F640411B
Refresh
cycle
8K
4K
Refresh time
Normal
64ms
RAS
CAS
W
Control
Clocks
Vcc
Vss
• JEDEC Standard pinout
• Available in Plastic SOJ and TSOP(II) packages
• +5.0V±10% power supply
4K
715
660
605
8K
550
495
440
FUNCTIONAL BLOCK DIAGRAM
VBB Generator
Refresh Control
Refresh Counter
Memory Array
16,777,216 x 4
Cells
Sense Amps & I/O
* Access mode & RAS only refresh mode
: 8K cycle/64ms
CAS-before-RAS & Hidden refresh mode
: 4K cycle/64ms
Performance Range
Speed
-45
-50
-60
Refresh Timer
Row Decoder
Data in
Buffer
DQ0
to
DQ3
Data out
Buffer
OE
t
RAC
45ns
50ns
60ns
t
CAC
12ns
13ns
15ns
t
RC
80ns
90ns
110ns
t
PC
31ns
35ns
40ns
A0~A12
(A0~A11)*1
A0~A10
(A0~A11)*1
Row Address Buffer
Col. Address Buffer
Column Decoder
Note) *1 : 4K Refresh
SAMSUNG ELECTRONICS CO., LTD.
reserves the right to
change products and specifications without notice.
Problems encountered when using DDS
[i=s] This post was last edited by paulhyde on 2014-9-15 09:18 [/i] Please give me some advice. When using DDS, I am using AD9851 and I have encountered this problem: I need to press the reset button ...
fpga126 Electronics Design Contest
DSP2000 assembly language, looking at other people's programs and encountering a difficulty
The difficulty is that I really don't understand what "varStartPtr" does in the program? The following are the places where "varStartPtr" appears in the entire project file. h file: varStartPtr .usect...
独孤求败2030 DSP and ARM Processors
Why do voice chips have malfunctions?
Why do voice chips have malfunctions?...
牟允允 Domestic Chip Exchange
About the capture and timing state conversion of Timer_B7
I use Timer_B7 in MSP430F147 to measure multiple switch quantities. In order to improve the accuracy, I plan to use the capture mode to capture the required transition edge, and then use the module to...
yzg092 Microcontroller MCU
6410 CAMERA
Platform: S3C6410 + WinCE6.0 Symptom: Modified the original CAMERA driver in Samsung official BSP to support OV3640 (3 million pixels) Now preview: 640x480 still: 1024x768 is OK, but when still is set...
yiabc Embedded System
Register put in IOB settings
Example module code: [color=indigo]module design_top(clk, A, B, C, D, E,rst_n); input clk, A, B, rst_n; output reg C, D, E; reg temp_a; reg temp_b; always @(posedge clk or negedge rst_n) begin if (rst...
樱雅月 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 646  989  349  2515  2096  13  20  8  51  43 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号