EEWORLDEEWORLDEEWORLD

Part Number

Search

2200AGG15IPB2LB

Description
Strain Guage Sensor, Gage, 0Psi Min, 150Psi Max, 0.15%, 100mV, Cylindrical
CategoryThe sensor    Sensor/transducer   
File Size507KB,4 Pages
ManufacturerGems Sensors & Controls
Download Datasheet Parametric View All

2200AGG15IPB2LB Overview

Strain Guage Sensor, Gage, 0Psi Min, 150Psi Max, 0.15%, 100mV, Cylindrical

2200AGG15IPB2LB Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerGems Sensors & Controls
Reach Compliance Codeunknown
Maximum accuracy(%)0.15%
shellSTAINLESS STEEL
Maximum operating temperature125 °C
Minimum operating temperature-40 °C
Output range100mV
Output typeANALOG VOLTAGE
Package Shape/FormCYLINDRICAL
port type9/16 MALE
Maximum pressure range150 Psi
Minimum pressure range
Pressure sensing modeGAGE
Sensor/Transducer TypePRESSURE SENSOR,STRAIN GUAGE
Maximum supply voltage15 V
Minimum supply voltage10 V
Termination typeDIN 9.4MM W/O MATE
Base Number Matches1
Problems with power supply filtering and load decoupling
Because the power supply is not clean and has several mV of high noise, it is a narrow pulse of about 100MHz when magnified, so an LC-PI filter circuit is added. However, because the transient current...
jelly_bessie Power technology
Some questions about Qingke 3162 module
①For the OTA area, my understanding is that the user must define the boot_table_t structure at the address 0x08004000, and then fill in the content as needed. After the UPDATE[/size][/font][/color][co...
zca123 RF/Wirelessly
What is the difference between power inlet power filtering and common mode inductance?
I've seen that there are usually anti-interference measures at the entrance of DC power supply. But there are two types, one is to use two capacitors, one large and one small, and the other is a commo...
bigbat Power technology
[Signal Processing] FPGA Design Digital Filter + FPGA and DSP Design Solution
《Design of digital filter based on FPGA》: It mainly introduces the design of digital filters using FPGA, and details the design of IIR and FIR digital filters using VHDL.《DSP+FPGA_Multiple Design Sche...
357482894 FPGA/CPLD
A novice has been studying for two days and two nights. Please help
I want to measure the frequency and duty cycle of a rectangular wave, atmeg16, written in icc, really ask for advice! ! #include #include#defineucharchar #defineuintunsigned int #pragma interrupt_hand...
solo_angel Microchip MCU
After CCS optimization is disabled, there is no effect after downloading?
After CCS optimizes the code, it has no effect after downloading. How can I fix this? Only after the optimization function is disabled can I view the value of the variable in debug mode...
子夜山外 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1398  2732  2517  1774  2110  29  56  51  36  43 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号