EEWORLDEEWORLDEEWORLD

Part Number

Search

514DAAXXXXXXAAGR

Description
Clock Generator, 250MHz, CMOS, PDSO6, 5 X 7 MM, ROHS COMPILANT PACKAGE-6
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size268KB,32 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

514DAAXXXXXXAAGR Overview

Clock Generator, 250MHz, CMOS, PDSO6, 5 X 7 MM, ROHS COMPILANT PACKAGE-6

514DAAXXXXXXAAGR Parametric

Parameter NameAttribute value
MakerSilicon Laboratories Inc
Parts packaging codeSOIC
package instructionSON,
Contacts6
Reach Compliance Codeunknown
ECCN codeEAR99
JESD-30 codeR-PDSO-N6
length7 mm
Number of terminals6
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Maximum output clock frequency250 MHz
Package body materialPLASTIC/EPOXY
encapsulated codeSON
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Certification statusNot Qualified
Maximum seat height1.8 mm
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formNO LEAD
Terminal pitch2.54 mm
Terminal locationDUAL
width5 mm
uPs/uCs/peripheral integrated circuit typeCLOCK GENERATOR, OTHER
Base Number Matches1
Si514
A
N Y
-F
REQUENCY
I
2
C P
R OG R A MM A B L E
X O ( 1 0 0 k H
Z
Features
TO
250 M H
Z
)
Programmable to any frequency
from 100 kHz to 250 MHz
0.026 ppb frequency tuning
resolution
Glitch suppression on OE, power
on and frequency transitions
1 ps phase jitter (rms, max)
2- to 4-week lead times
Total stability includes 10-year
aging
Comprehensive production test
coverage includes crystal ESR and
DLD
On-chip LDO for power supply
noise filtering
3.3, 2.5, or 1.8 V operation
Differential (LVPECL, LVDS,
HCSL) or CMOS output options
Optional integrated 1:2 CMOS
fanout buffer
Industry standard 5 x 7 and
3.2 x 5 mm packages
–40 to 85
o
C operation
Si5602
Ordering Information:
See page 25.
Pin Assignments:
See page 24.
Applications
All-digital PLLs
DAC+ VCXO replacement
SONET/SDH/OTN
3G-SDI/HD-SDI/SDI
Datacom
Industrial automation
FPGA/ASIC clock generation
FPGA synchronization
SDA
SCL
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Description
The Si514 user-programmable I
2
C XO utilizes Silicon Laboratories' advanced PLL
technology to provide any frequency from 100 kHz to 250 MHz with programming
resolution of 0.026 parts per billion. The Si514 uses a single integrated crystal and
Silicon Labs’ proprietary DSPLL synthesizer to generate any frequency across this
range using simple I
2
C commands. Ultra-fine tuning resolution replaces DACs and
VCXOs with an all-digital PLL solution that improves performance where
synchronization is necessary or in free-running reference clock applications. This
solution provides superior supply noise rejection, simplifying low jitter clock
generation in noisy environments. Crystal ESR and DLD are individually
production-tested to guarantee performance and enhance reliability.
The Si514 is factory-configurable for a wide variety of user specifications, including
startup frequency, I
2
C address, supply voltage, output format, and stability. Specific
configurations are factory-programmed at time of shipment, eliminating long lead
times and non-recurring engineering charges associated with custom frequency
oscillators.
Functional Block Diagram
Preliminary Rev. 0.9 3/11
Copyright © 2011 by Silicon Laboratories
Si514
Detailed explanation of Altera series FPGA chip IP core
...
至芯科技FPGA大牛 FPGA/CPLD
TINA Advanced Simulation
[i=s]This post was last edited by dontium on 2015-1-23 11:35[/i] TINA is an open, fully functional simulation software. The attachment introduces some commonly used advanced simulation methods. If it ...
Littleshook Analogue and Mixed Signal
Yatli AT-START-F403A unboxing photos~~
...
okhxyyo Domestic Chip Exchange
About Sate210-F/Sate210 development board, uboot, linux kernel, roofs and android image
[i=s] This post was last edited by Wince.Android on 2014-2-27 14:38 [/i] :) I always like to see the relationship between this embedded system, bootloader, kernel, file system and upper UI, and see ho...
Wince.Android Embedded System
【SGP40 Review】->Unboxing Test
[i=s]This post was last edited by elike on 2021-2-9 17:04[/i]1 Basic Information The entire sensor is equipped with two sensor chips, namely the SGP40 VCO gas sensor and the SVM40 temperature and humi...
elike Sensor
Hard disk partition and file recovery
My computer's D drive originally had 50G. After using it for several years, I kept deleting and saving files, and less than 3G of files were left. Two months ago, my friend repartitioned my computer, ...
xysmart Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1670  2428  1310  1165  477  34  49  27  24  10 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号