HIGH-SPEED 3.3V
8K x 8 DUAL-PORT
STATIC RAM
Features
x
x
IDT70V05S/L
x
x
True Dual-Ported memory cells which allow simultaneous
reads of the same memory location
High-speed access
– Commercial: 15/20/25/35/55ns (max.)
– Industrial: 20/25/35/55ns (max.)
Low-power operation
– IDT70V05S
Active: 400mW (typ.)
Standby: 3.3mW (typ.)
– IDT70V05L
Active: 380mW (typ.)
Standby: 660
µ
W (typ.)
IDT70V05 easily expands data bus width to 16 bits or more
x
x
x
x
x
x
x
x
using the Master/Slave select when cascading more than
one device
M/S = V
IH
for
BUSY
output flag on Master
M/S = V
IL
for
BUSY
input on Slave
Interrupt Flag
On-chip port arbitration logic
Full on-chip hardware support of semaphore signaling
between ports
Fully asynchronous operation from either port
TTL-compatible, single 3.3V (±0.3V) power supply
Available in 68-pin PGA and PLCC, and a 64-pin TQFP
Industrial temperature range (-40°C to +85°C) is available
for selected speeds
Functional Block Diagram
OE
L
R/
W
L
OE
R
CE
R
R/
W
R
CE
L
I/O
0L
- I/O
7L
I/O
Control
I/O
Control
I/O
0R
-I/O
7R
BUSY
L
(1,2)
A
12L
A
0L
Address
Decoder
13
BUSY
R
(1,2)
MEMORY
ARRAY
13
Address
Decoder
A
12R
A
0R
CE
L
OE
L
R/
W
L
SEM
L
INT
L
(2)
NOTES:
1. (MASTER):
BUSY
is output; (SLAVE):
BUSY
is input.
2.
BUSY
outputs and
INT
outputs are non-tri-stated push-pull.
ARBITRATION
INTERRUPT
SEMAPHORE
LOGIC
CE
R
OE
R
R/W
R
M/
S
SEM
R
INT
R
(2)
2941 drw 01
MARCH 2000
1
©2000 Integrated Device Technology, Inc.
DSC 2941/6
IDT70V05S/L
High-Speed 8K x 8 Dual-Port Static RAM
Military, Industrial and Commercial Temperature Ranges
Description
The IDT70V05 is a high-speed 8K x 8 Dual-Port Static RAM. The
IDT70V05 is designed to be used as a stand-alone 64K-bit Dual-Port
SRAM or as a combination MASTER/SLAVE Dual-Port SRAM for 16-bit-
or-more word systems. Using the IDT MASTER/SLAVE Dual-Port SRAM
approach in 16-bit or wider memory system applications results in full-
speed, error-free operation without the need for additional discrete logic.
This device provides two independent ports with separate control,
address, and I/O pins that permit independent, asynchronous access for
reads or writes to any location in memory. An automatic power down
feature controlled by
CE
permits the on-chip circuitry of each port to enter
a very low standby power mode.
Fabricated using IDT’s CMOS high-performance technology, these
devices typically operate on only 400mW of power.
The IDT70V05 is packaged in a ceramic 68-pin PGA and PLCC
and a 64-pin thin quad flatpack (TQFP).
Pin Configurations
(1,2,3)
INDEX
I/O
2L
I/O
3L
I/O
4L
I/O
5L
GND
I/O
6L
I/O
7L
V
CC
GND
I/O
0R
I/O
1R
I/O
2R
V
CC
I/O
3R
I/O
4R
I/O
5R
I/O
6R
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
I/O
1L
I/O
0L
N/C
OE
L
R/W
L
SEM
L
CE
L
N/C
N/C
V
CC
A
12L
A
11L
A
10L
A
9L
A
8L
A
7L
A
6L
9 8 7
6 5 4 3
2 1 68 67 66 65 64 63 62 61
60
59
58
57
56
IDT70V05J
J68-1
(4)
68-Pin PLCC
Top View
(5)
55
54
53
52
51
50
49
48
47
46
45
25
44
26
27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43
A
5L
A
4L
A
3L
A
2L
A
1L
A
0L
INT
L
BUSY
L
GND
M/S
BUSY
R
INT
R
A
0R
A
1R
A
2R
A
3R
A
4R
2941 drw 02
,
I/O
7R
N/C
OE
R
R/W
R
SEM
R
CE
R
N/C
N/C
GND
A
12R
A
11R
A
10R
A
9R
A
8R
A
7R
A
6R
A
5R
OE
L
R/
W
L
SEM
L
CE
L
I/O
1L
I/O
0L
INDEX
59
58
57
54
53
52
64
63
62
61
60
56
55
51
50
49
N/C
V
CC
A
12L
A
11L
A
10L
A
9L
A
8L
A
7L
A
6L
A
5L
NOTES:
1. All V
CC
pins must be connected to power supply.
2. All GND pins must be connected to ground supply.
3. J68-1 package body is approximately .95 in x .95 in x .17 in.
PN64 package body is approximately 14mm x 14mm x 1.4mm.
4. This package code is used to reference the package diagram.
5. This text does not indicate oriention of the actual part-marking
20
21
22
26
27
28
29
30
31
17
18
19
23
24
25
32
I/O
2L
I/O
3L
I/O
4L
I/O
5L
GND
I/O
6L
I/O
7L
V
CC
GND
I/O
0R
I/O
1R
I/O
2R
V
CC
I/O
3R
I/O
4R
I/O
5R
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
A
4L
A
3L
A
2L
A
1L
A
0L
70V05PF
PN-64
(4)
64-Pin TQFP
Top View
(5)
INT
L
BUSY
L
GND
M/
S
,
BUSY
R
INT
R
A
0R
A
1R
A
2R
A
3R
A
4R
2941 drw 03
6.42
2
OE
R
R/
W
R
SEM
R
CE
R
I/O
6R
I/O
7R
N/C
GND
A
12R
A
11R
A
10R
A
9R
A
8R
A
7R
A
6R
A
5R
IDT70V05S/L
High-Speed 8K x 8 Dual-Port Static RAM
Military, Industrial and Commercial Temperature Ranges
Pin Configurations
(1,2,3)
(con't.)
51
11
53
A
7L
55
A
9L
A
5L
52
A
6L
54
A
8L
50
A
4L
49
A
3L
48
A
2L
47
A
1L
46
44
42
40
38
A
0L
BUSY
L
M/
S INT
R
A
1R
45
36
A
3R
35
A
4R
32
A
7R
30
A
9R
28
A
11R
26
GND
24
N/C
34
A
5R
33
A
6R
31
A
8R
29
A
10R
27
A
12R
25
N/C
23
10
INT
L
GND
BUSY
R
A
0R
43
41
39
37
A
2R
09
08
07
56
57
A
11L
A
10L
58
59
V
CC
A
12L
60
61
N/C
N/C
63
62
IDT70V05G
G68-1
(4)
68-Pin PGA
Top View
(5)
06
05
SEM
L
65
CE
L
64
R/W
L
04
03
02
OE
L
SEM
R
20
22
CE
R
67
66
I/O
0L
N/C
1
3
68
I/O
1L
I/O
2L
I/O
4L
2
4
I/O
3L
I/O
5L
B
C
5
7
9
11
13
15
GND I/O
7L
GND I/O
1R
V
CC
I/O
4R
6
I/O
6L
D
8
10
12
14
16
V
CC
I/O
0R
I/O
2R
I/O
3R
I/O
5R
E
F
G
H
J
OE
R
21
R/
W
R
18
19
I/O
7R
N/C
17
I/O
6R
K
L
2941 drw 04
,
01
A
INDEX
NOTES:
1. All V
CC
pins must be connected to power supply.
2. All GND pins must be connected to ground supply.
3. Package body is approximately 1.18 in x 1.18 in x .16 in.
4. This package code is used to reference the package diagram.
5. This text does not indicate oriention of the actual part-marking.
Pin Names
Left Port
Right Port
Names
Chip Enable
Read/Write Enable
Output Enable
Address
Data Input/Output
Semaphore Enable
Interrupt Flag
Busy Flag
Master or Slave Select
Power
Ground
2941 tbl 01
CE
L
R/
W
L
CE
R
R/
W
R
OE
L
A
0L
- A
12L
I/O
0L
- I/O
7L
OE
R
A
0R
- A
12R
I/O
0R
- I/O
7R
SEM
L
INT
L
BUSY
L
SEM
R
INT
R
BUSY
R
M/
S
V
CC
GND
6.42
3
IDT70V05S/L
High-Speed 8K x 8 Dual-Port Static RAM
Military, Industrial and Commercial Temperature Ranges
Truth Table: Non-Contention Read/Write Control
Inputs
(1)
Outputs
CE
H
L
L
X
R/
W
X
L
H
X
OE
X
X
L
H
SEM
H
H
H
X
I/O
0-7
High-Z
DATA
IN
DATA
OUT
High-Z
Deselected: Power-Down
Write to Memory
Read Memory
Outputs Disabled
Mode
NOTE:
1. A
0L
— A
12L
≠
A
0R
— A
12R
2941 tbl 02
Truth Table II: Semaphore Read/Write Control
(1)
Inputs
(1)
Outputs
CE
H
H
L
R/
W
H
↑
X
OE
L
X
X
SEM
L
L
L
I/O
0-7
DATA
OUT
DATA
IN
____
Mode
Read Data in Semaphore Flag
Writ
e
I/O
0
into Semaphore Flag
Not Allowed
2941 tbl 03
NOTE:
1. There are eight semaphore flags written to via I/O
0
and read from I/O
0
-I/O
7
. These eight semaphores are addressed by A
0
-A
2
.
6.42
4
IDT70V05S/L
High-Speed 8K x 8 Dual-Port Static RAM
Military, Industrial and Commercial Temperature Ranges
Absolute Maximum Ratings
(1)
Symbol
V
TERM
(2)
Rating
Terminal Voltage
with Respect
to GND
Temperature
Under Bias
Storage
Temperature
DC Output
Current
Commercial
& Industrial
-0.5 to +4.6
Unit
V
Maximum Operating Temperature
and Supply Voltage
(1)
Grade
Commercial
Ambient
Temperature
0
O
C to +70
O
C
-40
O
C to +85
O
C
GND
0V
0V
Vcc
3.3V
+
0.3V
3.3V
+
0.3V
2941 tbl 05
T
BIAS
T
STG
I
OUT
-55 to +125
-55 to +125
50
o
C
C
Industrial
o
NOTE:
1. This is the parameter T
A
.
mA
2941 tbl 04
NOTES:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may
cause permanent damage to the device. This is a stress rating only and functional
operation of the device at these or any other conditions above those indicated in
the operational sections of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect reliability.
2. V
TERM
must not exceed Vcc + 0.3V.
Recommended DC Operating
Conditions
Symbol
V
CC
GND
V
IH
Parameter
Supply Voltage
Ground
Input High Voltage
Input Low Voltage
Min.
3.0
0
2.0
-0.5
(1)
Typ.
3.3
0
____
Max.
3.6
0
V
CC
+0.3
(2)
0.8
Unit
V
V
V
V
2941 tbl 06
Capacitance
(T
A
= +25°C, f = 1.0MHz)
Symbol
C
IN
C
OUT
Parameter
(1)
V
IL
____
Conditions
V
IN
= 3dV
V
OUT
= 3dV
Max.
9
10
Unit
pF
pF
2941 tbl 07
Input Capacitance
Output Capacitance
NOTES:
1. V
IL
> -1.5V for pulse width less than 10ns.
2. V
TERM
must not exceed V
CC
+0.3V.
NOTES:
1. This parameter is determined by device characterization but is not production
tested.
2. 3dV references the interpolated capacitznce when the input and output signals
switch from 0V to 3V or from 3V to 0V.
DC Electrical Characteristics Over the Operating
Temperature and Supply Voltage Range
(V
CC
= 3.3V ± 0.3V)
70V05S
Symbol
|I
LI
|
|I
LO
|
V
OL
V
OH
Parameter
Input Leakage Current
(1)
Output Leakage Current
Output Low Voltage
Output High Voltage
Test Conditions
V
CC
= 3.6V, V
IN
= 0V to V
CC
V
OUT
= 0V to V
CC
I
OL
= +4mA
I
OH
= -4mA
Min.
___
___
___
70V05L
Min.
___
___
___
Max.
10
10
0.4
___
Max.
5
5
0.4
___
Unit
µA
µA
V
V
2941 tbl 08
2.4
2.4
NOTE:
1. At V
CC
< 2.0V input leakages are undefined.
6.42
5
MCU
京公网安备 11010802033920号
EEWORLD
