EEWORLDEEWORLDEEWORLD

Part Number

Search

IDT70V05S15GI

Description
8K X 8 DUAL-PORT SRAM, 20 ns, PQFP64
Categorystorage   
File Size174KB,22 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric View All

IDT70V05S15GI Overview

8K X 8 DUAL-PORT SRAM, 20 ns, PQFP64

IDT70V05S15GI Parametric

Parameter NameAttribute value
Number of functions1
Number of terminals64
Maximum operating temperature85 Cel
Minimum operating temperature-40 Cel
Maximum supply/operating voltage3.6 V
Minimum supply/operating voltage3 V
Rated supply voltage3.3 V
maximum access time20 ns
Processing package description14 X 14 MM, 1.40 MM HEIGHT, TQFP-64
stateACTIVE
CraftsmanshipCMOS
packaging shapeSQUARE
Package SizeFLATPACK, LOW PROFILE
surface mountYes
Terminal formGULL WING
Terminal spacing0.8000 mm
terminal coatingTIN LEAD
Terminal locationQUAD
Packaging MaterialsPLASTIC/EPOXY
Temperature levelINDUSTRIAL
memory width8
organize8K X 8
storage density65536 deg
operating modeASYNCHRONOUS
Number of digits8192 words
Number of digits8K
Memory IC typeDUAL-PORT SRAM
serial parallelPARALLEL
HIGH-SPEED 3.3V
8K x 8 DUAL-PORT
STATIC RAM
Features
x
x
IDT70V05S/L
x
x
True Dual-Ported memory cells which allow simultaneous
reads of the same memory location
High-speed access
– Commercial: 15/20/25/35/55ns (max.)
– Industrial: 20/25/35/55ns (max.)
Low-power operation
– IDT70V05S
Active: 400mW (typ.)
Standby: 3.3mW (typ.)
– IDT70V05L
Active: 380mW (typ.)
Standby: 660
µ
W (typ.)
IDT70V05 easily expands data bus width to 16 bits or more
x
x
x
x
x
x
x
x
using the Master/Slave select when cascading more than
one device
M/S = V
IH
for
BUSY
output flag on Master
M/S = V
IL
for
BUSY
input on Slave
Interrupt Flag
On-chip port arbitration logic
Full on-chip hardware support of semaphore signaling
between ports
Fully asynchronous operation from either port
TTL-compatible, single 3.3V (±0.3V) power supply
Available in 68-pin PGA and PLCC, and a 64-pin TQFP
Industrial temperature range (-40°C to +85°C) is available
for selected speeds
Functional Block Diagram
OE
L
R/
W
L
OE
R
CE
R
R/
W
R
CE
L
I/O
0L
- I/O
7L
I/O
Control
I/O
Control
I/O
0R
-I/O
7R
BUSY
L
(1,2)
A
12L
A
0L
Address
Decoder
13
BUSY
R
(1,2)
MEMORY
ARRAY
13
Address
Decoder
A
12R
A
0R
CE
L
OE
L
R/
W
L
SEM
L
INT
L
(2)
NOTES:
1. (MASTER):
BUSY
is output; (SLAVE):
BUSY
is input.
2.
BUSY
outputs and
INT
outputs are non-tri-stated push-pull.
ARBITRATION
INTERRUPT
SEMAPHORE
LOGIC
CE
R
OE
R
R/W
R
M/
S
SEM
R
INT
R
(2)
2941 drw 01
MARCH 2000
1
©2000 Integrated Device Technology, Inc.
DSC 2941/6
Program debugging issues
How to use EVC++4.0 to connect and debug applications in embedded CE system? What are the methods? I hope someone who has done this can give me some advice!...
weishutian Embedded System
Is it so easy to find a job in microelectronics this year?
If you go to a company, the salary for a bachelor's degree is about 4k, and the average salary for a master's degree is about 7k. Huawei's lowest salary is 6.5k, but it is said that the salary may inc...
wanggq Talking about work
Register access
Could you please help me, experts? I am debugging the SEC (encryption engine) driver and found a problem. When I bootrom and use the d command to access the encryption engine's register (d 0xf0040000)...
scx0704 Embedded System
Problems in developing embedded systems with μC/OSⅡ and ARM
In the process of developing ARM-based embedded systems, there can be multiple operating systems, such as μC/OSⅡ, Linux, WinCE, etc. In books on Linux development, we often see introductions to BootLo...
5880527 ARM Technology
[OpenmvDIY] Life is short, I use Micropython to fight openmv (remember the pitfalls)
Just like Uncle Free said, it is too easy to simply copy something. It is only when you can understand the design ideas and the pitfalls, and solve these problems, that you can improve yourself. So, t...
RCSN MicroPython Open Source section
Usage of $test$plusargs
I bought Teacher Xia Yuwen's "Verilog Digital System Design Tutorial" (4th Edition)There is an example on page 114. I tried to do this experiment but it didn't work. The code is: `timescale 10ns/1ns m...
chenbingjy FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1677  391  1863  751  1109  34  8  38  16  23 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号