IDT72275L15PFGI8 datasheet, PDF

Datasheet> All Categories > storage> storage> IDT72275L15PFGI8

IDT72275L15PFGI8: DescriptionFIFO, 32KX18, 10ns, Synchronous, CMOS, PQFP64, PLASTIC, TQFP-64; Categorystorage storage; File Size302KB，25 Pages; ManufacturerIDT (Integrated Device Technology); Environmental Compliance

Download Datasheet Parametric View All

IDT72275L15PFGI8 Overview

FIFO, 32KX18, 10ns, Synchronous, CMOS, PQFP64, PLASTIC, TQFP-64

IDT72275L15PFGI8 Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	IDT (Integrated Device Technology)
Parts packaging code	QFP
package instruction	PLASTIC, TQFP-64
Contacts	64
Reach Compliance Code	compliant
ECCN code	EAR99
Maximum access time	10 ns
Other features	RETRANSMIT; AUTO POWER DOWN; EASY EXPANDABLE IN DEPTH AND WIDTH
period time	15 ns
JESD-30 code	S-PQFP-G64
JESD-609 code	e3
length	14 mm
memory density	589824 bit
memory width	18
Humidity sensitivity level	3
Number of functions	1
Number of terminals	64
word count	32768 words
character code	32000
Operating mode	SYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	32KX18
Exportable	YES
Package body material	PLASTIC/EPOXY
encapsulated code	LQFP
Package shape	SQUARE
Package form	FLATPACK, LOW PROFILE
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	260
Certification status	Not Qualified
Maximum seat height	1.6 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Matte Tin (Sn) - annealed
Terminal form	GULL WING
Terminal pitch	0.8 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	30
width	14 mm
Base Number Matches	1

Preview

Download Datasheet

View All

CMOS SuperSync FIFO™

32,768 x 18

65,536 x 18

FEATURES:

•

IDT72275

IDT72285

•

Choose among the following memory organizations:

IDT72275 — 32,768 x 18

IDT72285 — 65,536 x 18

Pin-compatible with the IDT72255LA/72265LA SuperSync FIFOs

10ns read/write cycle time (6.5ns access time)

Fixed, low first word data latency time

Auto power down minimizes standby power consumption

Master Reset clears entire FIFO

Partial Reset clears data, but retains programmable

settings

Retransmit operation with fixed, low first word data

latency time

Empty, Full and Half-Full flags signal FIFO status

Programmable Almost-Empty and Almost-Full flags, each flag

can default to one of two preselected offsets

Program partial flags by either serial or parallel means

Select IDT Standard timing (using

and

flags) or First

Word Fall Through timing (using

and

flags)

Output enable puts data outputs into high impedance state

Easily expandable in depth and width

Independent Read and Write Clocks (permit reading and writing

simultaneously)

Available in the 64-pin Thin Quad Flat Pack (TQFP) and the 64-

pin Slim Thin Quad Flat Pack (STQFP)

High-performance submicron CMOS technology

Industrial temperature range (-40°C to +85°C) is available

DESCRIPTION:

The IDT72275/72285 are exceptionally deep, high speed, CMOS First-In-

First-Out (FIFO) memories with clocked read and write controls. These FIFOs

offer numerous improvements over previous SuperSync FIFOs, including the

following:

•

The limitation of the frequency of one clock input with respect to the other has

been removed. The Frequency Select pin (FS) has been removed, thus

it is no longer necessary to select which of the two clock inputs, RCLK or

WCLK, is running at the higher frequency.

•

The period required by the retransmit operation is now fixed and short.

•

The first word data latency period, from the time the first word is written to an

empty FIFO to the time it can be read, is now fixed and short. (The variable

clock cycle counting delay associated with the latency period found on

previous SuperSync devices has been eliminated on this SuperSync family.)

FUNCTIONAL BLOCK DIAGRAM

-D

WEN

WCLK

LD SEN

INPUT REGISTER

OFFSET REGISTER

FF/IR

PAF

EF/OR

PAE

FWFT/SI

WRITE CONTROL

LOGIC

RAM ARRAY

32,768 x 18

65,536 x 18

FLAG

LOGIC

WRITE POINTER

READ POINTER

READ

CONTROL

LOGIC

OUTPUT REGISTER

MRS

PRS

RESET

LOGIC

RCLK

REN

-Q

4674 drw 01

IDT and the IDT logo are trademarks of Integrated Device Technology, Inc. The SuperSync FIFO is a trademark of Integrated Device Technology, Inc.

COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES



2003

FEBRUARY 2003

DSC-4674/4

Recommended Resources

Single power supply and low power consumption instrument amplification circuit diagram with stable performance

Mixer circuit diagram based on LM-1496

Voice control relay circuit diagram

Miner's lamp gas alarm circuit

Digital programmable amplifier circuit

Fax machine circuit diagram 1

Recommended Classic Materials on Software Testing (Thirteen) --- Effective Software Testing: [align=center][size=5][font=宋体]Recommendation of Classic Materials on Software Testing (Thirteen)[/font][font=Times New Roman]---[/font][/size][font=Helvetica, Tahoma, Arial, sans-serif][size=5][color...; tiankai001 Download Centre

I would like to ask an expert, what should I do if the board density is high and the DRV8825 driver motor makes a loud noise?: I have made two new boards. Since they are still in the experimental stage, I am eager to put them into production. So many problems have been exposed, especially the problem of loud motor noise. What...; shenlan0302 TI Technology Forum

Why is there such asymmetry regarding the gain specification?: [size=3][color=#000000][font=Verdana] Some engineers often ask during the design process, "Why are the specified minimum and maximum gain errors of [/font][font=Verdana]ADCs so different?" This articl...; fish001 Analogue and Mixed Signal

ADC front-end design step 1: Modern communication systems and test equipment often need to digitize analog signals as quickly as possible so that signal processing can be completed in the digital domain. However, designing transf...; ZYXWVU Analogue and Mixed Signal

Electronic Engineering World will launch a device search by function classification, please pay attention: In response to the requirements of many electronic engineers, Electronic Engineering World has begun to sort out the functional classification of devices (such as amplifiers, A/D converters, etc.), an...; sw Suggestions & Announcements

[Arduino] Even simpler than "Hello World!" is "Hello Arduino!": [i=s]This post was last edited by @ZiShi on 2016-5-23 10:27[/i][p=30, 2, left]Two days ago, I was chatting with soso on QQ and talked about open source hardware. Soso said that there is no section abo...; @ZiShi DIY/Open Source Hardware

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components