54HSC04CSBAF datasheet, PDF - EEWORLD Datasheet

54HSC04CSBAF: DescriptionInverter, CMOS, CDIP14; Categorylogic logic; File Size4MB，100 Pages; ManufacturerDynex; Websitehttp://www.dynexsemi.com/

Download Datasheet Parametric View All

54HSC04CSBAF Overview

Inverter, CMOS, CDIP14

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
package instruction	DIP, DIP14,.3
Reach Compliance Code	unknown
JESD-30 code	R-XDIP-T14
JESD-609 code	e0
Load capacitance (CL)	50 pF
Logic integrated circuit type	INVERTER
MaximumI(ol)	0.009 A
Number of terminals	14
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package body material	CERAMIC
encapsulated code	DIP
Encapsulate equivalent code	DIP14,.3
Package shape	RECTANGULAR
Package form	IN-LINE
power supply	5 V
Prop。Delay @ Nom-Sup	25 ns
Certification status	Not Qualified
Schmitt trigger	NO
Filter level	38535V;38534K;883S
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	CMOS
Temperature level	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Base Number Matches	1

MSP430F6 series MCU is equipped with external crystal oscillator, which does not oscillate: void Init_Clk() { P7SEL |= 0x03; // Select XT1 to enable UCSCTL6 |= XCAP_3 + XT1DRIVE_0; UCSCTL6 &= ~XT1OFF ; // Turn on XT1 and select external crystal; Configure XT1's capacitor; XT1 is in low frequ...; zilong Microcontroller MCU

【Design Tools】MedelSim and QuartusII6.0 Joint Simulation: ...; 8fu8 FPGA/CPLD

Multi-core DSP C6678 SRIO interface debugging record: [size=4]The designed board has reached the SRIO debugging stage. On the board, one V6 and two 6678s are interconnected through 4XSRIO, without a switch in between, and finally the communication betwee...; Aguilera DSP and ARM Processors

Some issues with AMBA AXI and WISHBONE: 1 AMBA AHB byte strobe problem For example, my memory is 32 bits wide. ARM is a byte-aligned operation, and the byte is selected by the lower two bits of the address. That is to say, after receiving t...; eeleader FPGA/CPLD

About the processing of clock division in DC script: The clock of the external pin is 400M, divided by 2 to generate 200M script: create_generated_clock -name clk_200 -source clk_400 -divide_by 2 Why does DC display: Error: Required argument 'source_obj...; eeleader FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components