5962R9665001VXX datasheet, PDF

5962R9665001VXX: DescriptionAND-OR Gate, 4000/14000/40000 Series, 1-Func, 8-Input, CMOS, CDFP16, CERAMIC, DFP-14; Categorylogic logic; File Size337KB，11 Pages; ManufacturerHarris; Websitehttp://www.harris.com/

Download Datasheet Parametric View All

5962R9665001VXX Overview

AND-OR Gate, 4000/14000/40000 Series, 1-Func, 8-Input, CMOS, CDFP16, CERAMIC, DFP-14

Parameter Name	Attribute value
package instruction	DFP,
Reach Compliance Code	unknown
series	4000/14000/40000
JESD-30 code	R-CDFP-F16
JESD-609 code	e4
Logic integrated circuit type	AND-OR GATE
Number of functions	1
Number of entries	8
Number of terminals	16
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Output characteristics	3-STATE
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	DFP
Package shape	RECTANGULAR
Package form	FLATPACK
propagation delay (tpd)	810 ns
Certification status	Not Qualified
Filter level	MIL-PRF-38535 Class V
Maximum supply voltage (Vsup)	18 V
Minimum supply voltage (Vsup)	3 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	MILITARY
Terminal surface	GOLD
Terminal form	FLAT
Terminal location	DUAL
total dose	100k Rad(Si) V
Base Number Matches	1

What chips can be replaced for DAC8408F TI?: [i=s]This post was last edited by dontium on 2015-1-23 13:12[/i]I would like to ask TI's analog electronics experts what chips can be replaced for DAC8408F TI?DAC8408F is a 4-channel 8-bit COMS D/A co...; LM3SXX Analogue and Mixed Signal

Is there a way to crack the FPGA program?: Is there a risk of the FPGA program stored in EPCS being cracked? Is there any effective way to prevent the program from being cracked?...; wenhuawu FPGA/CPLD

[Let you see how small you are] Time goes back billions of years - 42 steps of the universe --- repost: [i=s] This post was last edited by tiankai001 on 2018-5-16 15:52 [/i] [size=5][b][color=#333333][font="]The universe we know is currently divided into 42 scales [/font][/color] [color=#333333][font="]...; tiankai001 Creative Market

Discussion on the method of sending serial data test packets: In serial data testing, a special test fixture is often used to introduce the test signal into the oscilloscope for measurement and analysis. At this time, the serial signal link to be tested is not i...; 安_然 Test/Measurement

Find the design method of input current clamp: The current clamping method is to ask if the normal working state is 1ma, the current can pass normally, but if the current exceeds the specified current limit (taking 5ma as an example), it will be c...; leosky568 Test/Measurement

About the problem of DSP chip heating: I hope you guys can tell me: The DSP chip gets a little hot during debugging. What should I consider and solve the problem? 3Q!...; silencesl DSP and ARM Processors

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components