531PB113M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531PB113M000DGR

531PB113M000DGR: DescriptionCMOS Output Clock Oscillator, 113MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531PB113M000DGR Overview

CMOS Output Clock Oscillator, 113MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531PB113M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	113 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	7.0mm x 5.0mm x 1.85mm
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Broadband high frequency power amplifier circuit

8-bit serial input and output unidirectional shift register SN74LS164N

One of the foot pedal spot welding machine circuits

Suppression of the influence of power supply voltage waveform (b)

Protection circuit for DC electric excitation circuit_2

Three-chip IC wireless intercom

About the efficiency and memory usage of CCS9 floating point operations: Hello, seniors I'm here again Three months ago, we wanted to switch from IAR to CCS. CCS is free and powerful. Not only is it free, but I really like its free and version management. But there are bou...; luaffy MCU

About the programming problem of msp430g2553+nrf24L01: [code]error #10234-D: unresolved symbols remain error #10010: errors encountered during linking; "22.out" not built[/code]The program compiles fine, but it cannot be debugged. Here is what it shows me...; junggle Microcontroller MCU

Can the TCK of JTAG generate a square wave when the microcontroller is unloaded or not downloading a program?: I designed an experimental board that involves FPGA functional modules. After installing the minimum system, I found that I could not download the program. What is the reason? I am not sure if it is a...; 18772964987 FPGA/CPLD

MTK6225 mobile phone development board (with source code): MTK6225 mobile phone development board (including source code) If you are interested, please contact Qq: 296662705 Hardware features: 1. CPU: mtk6225 2. TFLASH card interface 3. 176X220 2.6-inch TFT L...; 5932liu Embedded System

28335 Can I change my password via Uniflash?: Dear experts, assuming that my .out file has been encrypted and downloaded to the chip, I use Uniflash to execute unlock according to the password in DSP2833x_CSMPasswords.asm. Does it support not dow...; djx Microcontroller MCU

How to do image recognition?: [i=s]This post was last edited by paulhyde on 2014-9-15 09:11[/i] How do you do image recognition? For example, if there is an A written on an object, how do you recognize it? Do you have any good sol...; freeky Electronics Design Contest

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components