51702-30402400CCLF datasheet, PDF

51702-30402400CCLF: DescriptionBoard Connector, 28 Contact(s), 4 Row(s), Male, Straight, Press Fit Terminal, LEAD FREE; CategoryThe connector The connector; File Size239KB，3 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/; Environmental Compliance

Download Datasheet Parametric View All

51702-30402400CCLF Overview

Board Connector, 28 Contact(s), 4 Row(s), Male, Straight, Press Fit Terminal, LEAD FREE

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Amphenol
package instruction	LEAD FREE
Reach Compliance Code	compli
Other features	TERMINAL PITCH FOR POWER CONTACTS: 6.35 MM
Connector type	BOARD CONNECTOR
Contact to complete cooperation	GOLD (30) OVER NICKEL (50)
Contact completed and terminated	GOLD (5) OVER NICKEL (50)
Contact point gender	MALE
Contact material	COPPER ALLOY
DIN compliance	NO
Filter function	NO
IEC compliance	NO
JESD-609 code	e4
MIL compliance	NO
Manufacturer's serial number	51702
Mixed contacts	YES
Installation method	STRAIGHT
Installation type	BOARD
Number of rows loaded	4
Options	GENERAL PURPOSE
Terminal pitch	2.54 mm
Termination type	PRESS FIT
Total number of contacts	28
UL Flammability Code	94V-0

PDM: Rev:P

STATUS:

Released

Printed: Dec 20, 2010

EEWORLD University Hall----Live Replay: Detailed Explanation of Ultra-Low Power RSL10 Bluetooth SoC Development Board: Live replay: Detailed explanation of ultra-low power RSL10 Bluetooth SoC development board : https://training.eeworld.com.cn/course/6056...; hi5 Integrated technical exchanges

Is the larger the UPS power factor, the better?: For a long time, the issue of UPS power factor has been a focus of debate for both UPS suppliers and users : users claim to want UPS with a high power factor, and suppliers also say that the higher th...; frozenviolet MCU

I just started learning VHDL and I have some questions to ask you! Please help me.: I would like to ask you, why when my key0_state generates a falling edge, dout1, dout2, dout3 can all be assigned a value of 0, but when other key_states generate a falling edge, dout1, dout2, dout3 c...; jinghong21 FPGA/CPLD

[Help] Questions about 430 procedure??? Thank you: #includevoid main(void){WDTCTL=WDTPW+WDTHOLD;TACTL=TASSEL0+TACLT+MC0;CCTL0=CCIE;CCR0=16384;P3DIR|=BIT7;_EINT();while(1);//Excuse me, what is the use of this statement? Which statements are executed in...; 烟头小徐 Microcontroller MCU

Help!!!: Hey guys, does anyone have the application circuit diagram of the ADG408 analog switch to complete the eight-choose-one function? Can you share it? I am a novice and I really don’t understand how it r...; 小桥流水0201 PCB Design

XILINX SPARTAN-6 FPGA SP601 Evaluation Kit Available for a Limited Time: http://china.xilinx.com/products/devkits/EK-S6-SP601-G.htmSale price: $249!Provide industry information to facilitate colleagues...; eeleader FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components