EEWORLDEEWORLDEEWORLD

Part Number

Search

HCTS374K/SAMPLE

Description
HCT SERIES, 8-BIT DRIVER, TRUE OUTPUT, CDFP20, CERAMIC, DFP-20
Categorylogic    logic   
File Size149KB,11 Pages
ManufacturerRenesas Electronics Corporation
Websitehttps://www.renesas.com/
Download Datasheet Parametric Compare View All

HCTS374K/SAMPLE Overview

HCT SERIES, 8-BIT DRIVER, TRUE OUTPUT, CDFP20, CERAMIC, DFP-20

HCTS374K/SAMPLE Parametric

Parameter NameAttribute value
MakerRenesas Electronics Corporation
Parts packaging codeDFP
package instructionDFP,
Contacts20
Reach Compliance Codeunknown
seriesHCT
JESD-30 codeR-CDFP-F20
Logic integrated circuit typeBUS DRIVER
Number of digits8
Number of functions1
Number of ports2
Number of terminals20
Output characteristics3-STATE
Output polarityTRUE
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDFP
Package shapeRECTANGULAR
Package formFLATPACK
propagation delay (tpd)31 ns
Certification statusNot Qualified
Maximum seat height2.92 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Terminal formFLAT
Terminal pitch1.27 mm
Terminal locationDUAL
width6.92 mm
Base Number Matches1
HCTS374MS
August 1995
Radiation Hardened Octal D-Type
Flip-Flop, Three-State, Positive Edge Triggered
Pinouts
20 LEAD CERAMIC DUAL-IN-LINE
METAL SEAL PACKAGE (SBDIP)
MIL-STD-1835 CDIP2-T20
TOP VIEW
OE
Q0
D0
D1
Q1
Q2
D2
D3
Q3
1
2
3
4
5
6
7
8
9
20 VCC
19 Q7
18 D7
17 D6
16 Q6
15 Q5
14 D5
13 D4
12 Q4
11 CP
Features
• 3 Micron Radiation Hardened SOS CMOS
• Total Dose 200K RAD (Si)
• SEP Effective LET No Upsets: >100 MEV-cm
2
/mg
• Single Event Upset (SEU) Immunity < 2 x 10
-9
Errors/Bit-
Day (Typ)
• Dose Rate Survivability: >1 x 10
• Dose Rate Upset >10
10
12
RAD (Si)/s
RAD (Si)/s 20ns Pulse
• Latch-Up Free Under Any Conditions
• Fanout (Over Temperature Range)
- Bus Driver Outputs - 15 LSTTL Loads
• Military Temperature Range: -55
o
C to +125
o
C
• Significant Power Reduction Compared to LSTTL ICs
• DC Operating Voltage Range: 4.5V to 5.5V
• LSTTL Input Compatibility
- VIL = 0.8V Max
- VIH = VCC/2 Min
• Input Current Levels Ii
5µA at VOL, VOH
GND 10
Description
The Intersil HCTS374MS is a Radiation Hardened non-inverting
octal D-type, positive edge triggered flip-flop with three-stateable
outputs. The eight flip-flops enter data into their registers on the
LOW-to-HIGH transition of the clock (CP). Data is also trans-
ferred to the outputs during this transition. The output enable
(OE) controls the three-state outputs and is independent of the
register operation. When the output enable is high, the outputs
are in the high impedance state.
The HCTS374MS utilizes advanced CMOS/SOS technology to
achieve high-speed operation. This device is a member of
radiation hardened, high-speed, CMOS/SOS Logic Family.
The HCTS374MS is supplied in a 20 lead Ceramic flatpack (K
suffix) or a SBDIP Package (D suffix).
OE
Q0
D0
D1
Q1
Q2
D2
D3
Q3
GND
20 LEAD CERAMIC METAL SEAL
FLATPACK PACKAGE (FLATPACK)
MIL-STD-1835 CDFP4-F20
TOP VIEW
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
VCC
Q7
D7
D6
Q6
Q5
D5
D4
Q4
CP
Ordering Information
PART NUMBER
HCTS374DMSR
HCTS374KMSR
HCTS374D/Sample
HCTS374K/Sample
HCTS374HMSR
TEMPERATURE RANGE
-55
o
C to +125
o
C
-55
o
C to +125
o
C
+25
o
C
+25
o
C
+25
o
C
SCREENING LEVEL
Intersil Class S Equivalent
Intersil Class S Equivalent
Sample
Sample
Die
PACKAGE
20 Lead SBDIP
20 Lead Ceramic Flatpack
20 Lead SBDIP
20 Lead Ceramic Flatpack
Die
DB NA
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143 | Copyright © Intersil Corporation 1999
Spec Number
File Number
1
518635
2134.2

HCTS374K/SAMPLE Related Products

HCTS374K/SAMPLE HCTS374D/SAMPLE
Description HCT SERIES, 8-BIT DRIVER, TRUE OUTPUT, CDFP20, CERAMIC, DFP-20 HCT SERIES, 8-BIT DRIVER, TRUE OUTPUT, CDIP20
Maker Renesas Electronics Corporation Renesas Electronics Corporation
Parts packaging code DFP DIP
package instruction DFP, DIP,
Contacts 20 20
Reach Compliance Code unknown unknown
series HCT HCT
JESD-30 code R-CDFP-F20 R-CDIP-T20
Logic integrated circuit type BUS DRIVER BUS DRIVER
Number of digits 8 8
Number of functions 1 1
Number of ports 2 2
Number of terminals 20 20
Output characteristics 3-STATE 3-STATE
Output polarity TRUE TRUE
Package body material CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED
encapsulated code DFP DIP
Package shape RECTANGULAR RECTANGULAR
Package form FLATPACK IN-LINE
propagation delay (tpd) 31 ns 31 ns
Certification status Not Qualified Not Qualified
Maximum seat height 2.92 mm 5.08 mm
Maximum supply voltage (Vsup) 5.5 V 5.5 V
Minimum supply voltage (Vsup) 4.5 V 4.5 V
Nominal supply voltage (Vsup) 5 V 5 V
surface mount YES NO
technology CMOS CMOS
Terminal form FLAT THROUGH-HOLE
Terminal pitch 1.27 mm 2.54 mm
Terminal location DUAL DUAL
width 6.92 mm 7.62 mm
Base Number Matches 1 1
Help, voltage amplifier design
[align=left]The voltage source signal has an internal resistance of 100kΩ, a maximum amplitude of 5mV, and a frequency spectrum of 80-100MHz. The voltage output has an output amplitude of 2V when the ...
格式错误 Analog electronics
msp430f5529 uart pwm adc
//Example of using the serial port program of msp430f5529//--------------------------------------------- uart header file-------------------------------------------------------------//#ifndef UART_H_#...
火辣西米秀 Microcontroller MCU
Please help me how to install the PIC software EPOCH. The csdn is very vague and I have never seen the operation described in the installation instructions.
The following is the installation guide of this software, but I don't understand how to operate many things. It's really because I'm too new to it. This software is used for laser plasma physics simul...
hellomankind Integrated technical exchanges
Joke: Stingy boss
At the beginning of the new year, the manager revealed that the company had made a lot of money in the past year. When the employees heard this, they strongly demanded a pay raise. The manager was alw...
Lazy_Boy Talking about work
Ask a question about implementing dual network ports
I want to implement a dual-port module. The data from port 1 is processed differently according to the port number. The data on a specific port needs to be directly forwarded to port 2. Similarly, the...
hzc191025 FPGA/CPLD
How to add multiple 8-bit data to a 16-bit R register using assembly
[font=黑体][size=4]How to implement the operation of adding multiple 8-bit data to a 16-bit R register using assembly language? [/size][/font][font=黑体][size=4]Thank you! [/size][/font]...
yuguyu Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2262  13  1443  1910  1793  46  1  30  39  37 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号