5962-8853801VPA datasheet, PDF

Datasheet> All Categories > Analog mixed-signal IC> Amplifier circuit> 5962-8853801VPA

Preview

5962-8853801VPA: Description5962-8853801VPA amplifier basic information: 5962-8853801VPA is an OPERATIONAL AMPLIFIER. Commonly used packaging methods are CERAMIC, DIP-8 5962-8853801VPA amplifier core information: The minimum operating temperature of the 5962-8853801VPA is -55 °C and the maximum operating temperature is 125 °C. Its peak reflow temperature is NOT SPECIFIED Its maximum bias current at 25°C is: 0.0001 µA Its maximum average bias current is 0.0001 µA The manufacturer's maximum slew rate for the 5962-8853801VPA is 8.5 mA, while the minimum slew rate is 7.5 V/us. Its minimum voltage gain is 30000. The power of 5962-8853801VPA is NO. Its programmable power is NO. The nominal supply voltage of 5962-8853801VPA is 15 V, and its corresponding nominal negative supply voltage is -15 V. The input offset voltage of the 5962-8853801VPA is 1000 µV (Input offset voltage: the compensation voltage added between the two input terminals to make the output terminal of the op amp 0V (or close to 0V).) Related dimensions of 5962-8853801VPA: 5962-8853801VPA has 8 terminals. Its terminal position type is: DUAL. Terminal pitch is 2.54 mm. Total pins: 8 5962-8853801VPA amplifier other information: 5962-8853801VPA adopts the VOLTAGE-FEEDBACK architecture. It belongs to the low-bias class of amplifiers. It does not belong to the low offset class of amplifiers. The frequency compensation status of 5962-8853801VPA is: YES. Its temperature grade is: MILITARY. It is not a micropower amplifier. 5962-8853801VPA does not comply with Rohs certification. It contains lead. The corresponding JESD-30 code is: R-CDIP-T8. The corresponding JESD-609 code is: e0. The packaging code of 5962-8853801VPA is: DIP. 5962-8853801VPA packaging materials are mostly CERAMIC, METAL-SEALED COFIRED. The package shape is RECTANGULAR. 5962-8853801VPA package pin format is: IN-LINE. Its terminal form is: THROUGH-HOLE.; CategoryAnalog mixed-signal IC Amplifier circuit; File Size79KB，14 Pages; ManufacturerADI; Websitehttps://www.analog.com; Alternative parts：5962-8853801VPA

Download Datasheet Parametric Compare View All

5962-8853801VPA Overview

5962-8853801VPA amplifier basic information:

5962-8853801VPA is an OPERATIONAL AMPLIFIER. Commonly used packaging methods are CERAMIC, DIP-8

5962-8853801VPA amplifier core information:

The minimum operating temperature of the 5962-8853801VPA is -55 °C and the maximum operating temperature is 125 °C. Its peak reflow temperature is NOT SPECIFIED Its maximum bias current at 25°C is: 0.0001 µA Its maximum average bias current is 0.0001 µA

The manufacturer's maximum slew rate for the 5962-8853801VPA is 8.5 mA, while the minimum slew rate is 7.5 V/us. Its minimum voltage gain is 30000. The power of 5962-8853801VPA is NO. Its programmable power is NO.

The nominal supply voltage of 5962-8853801VPA is 15 V, and its corresponding nominal negative supply voltage is -15 V. The input offset voltage of the 5962-8853801VPA is 1000 µV (Input offset voltage: the compensation voltage added between the two input terminals to make the output terminal of the op amp 0V (or close to 0V).)

Related dimensions of 5962-8853801VPA:

5962-8853801VPA has 8 terminals. Its terminal position type is: DUAL. Terminal pitch is 2.54 mm. Total pins: 8

5962-8853801VPA amplifier other information:

5962-8853801VPA adopts the VOLTAGE-FEEDBACK architecture. It belongs to the low-bias class of amplifiers. It does not belong to the low offset class of amplifiers. The frequency compensation status of 5962-8853801VPA is: YES. Its temperature grade is: MILITARY.

It is not a micropower amplifier. 5962-8853801VPA does not comply with Rohs certification. It contains lead. The corresponding JESD-30 code is: R-CDIP-T8. The corresponding JESD-609 code is: e0.

The packaging code of 5962-8853801VPA is: DIP. 5962-8853801VPA packaging materials are mostly CERAMIC, METAL-SEALED COFIRED. The package shape is RECTANGULAR. 5962-8853801VPA package pin format is: IN-LINE. Its terminal form is: THROUGH-HOLE.

5962-8853801VPA Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	ADI
Parts packaging code	DIP
package instruction	CERAMIC, DIP-8
Contacts	8
Reach Compliance Code	unknown
ECCN code	EAR99
Amplifier type	OPERATIONAL AMPLIFIER
Architecture	VOLTAGE-FEEDBACK
Maximum average bias current (IIB)	0.0001 µA
Maximum bias current (IIB) at 25C	0.0001 µA
Nominal Common Mode Rejection Ratio	86 dB
frequency compensation	YES
Maximum input offset voltage	1000 µV
JESD-30 code	R-CDIP-T8
JESD-609 code	e0
low-bias	YES
low-dissonance	NO
micropower	NO
Negative supply voltage upper limit	-22 V
Nominal Negative Supply Voltage (Vsup)	-15 V
Number of functions	2
Number of terminals	8
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	DIP
Encapsulate equivalent code	DIP8,.3
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power	NO
power supply	+-15 V
Programmable power	NO
Certification status	Not Qualified
Filter level	MIL-PRF-38535 Class V
minimum slew rate	7.5 V/us
Maximum slew rate	8.5 mA
Supply voltage upper limit	22 V
Nominal supply voltage (Vsup)	15 V
surface mount	NO
Temperature level	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Minimum voltage gain	30000
broadband	NO
Base Number Matches	1

Preview

Download Datasheet

View All

REVISIONS

LTR

DESCRIPTION

Add case outline 2 to device type 01. Update document. Editorial changes

throughout.

Delete vendor CAGE 64155. Change boilerplate to add one-part numbers.

Add delta test limit table. Make changes to I

, I

, and A

tests as specified

under table I.

Add radiation hardened assurance requirements. - ro

Replaced reference to MIL-STD-973 with reference to MIL-PRF-38535.

Drawing updated to reflect current requirements. - gt

Add a new footnote under paragraph 1.5 and Table I. - ro

Add device type 04. Make changes to 1.2.2, table I, figure 1, and

table IIB. - ro

Make correction to the SMD number on sheets 2 through 12.

Under paragraph 1.5, delete Neutron and Dose rate latch up information.

Delete paragraphs 4.4.4.1.1 and 4.4.4.2. - ro

96-12-31

R. MONNIN

DATE (YR-MO-DA)

89-09-13

APPROVED

M. A. FRYE

99-02-16

04-08-06

05-08-10

08-06-06

R. MONNIN

R. HEBER

10-09-21

C. SAFFLE

THE ORIGINAL FIRST SHEET OF THIS DRAWING HAS BEEN REPLACED.

REV

SHEET

REV

SHEET

REV STATUS

OF SHEETS

PMIC N/A

REV

SHEET

PREPARED BY

JOSEPH A. KERBY

STANDARD

MICROCIRCUIT

DRAWING

THIS DRAWING IS AVAILABLE

FOR USE BY ALL

DEPARTMENTS

AND AGENCIES OF THE

DEPARTMENT OF DEFENSE

CHECKED BY

RAYMOND MONNIN

APPROVED BY

MICHAEL A. FRYE

DRAWING APPROVAL DATE

88-10-07

DLA LAND AND MARITIME

COLUMBUS, OHIO 43218-3990

http://www.dscc.dla.mil

MICROCIRCUIT, LINEAR, DUAL PRECISION

JFET-INPUT OPERATIONAL AMPLIFIERS,

MONOLITHIC SILICON

SIZE

CAGE CODE

AMSC N/A

REVISION LEVEL

67268

SHEET

1 OF 12

5962-88538

DSCC FORM 2233

APR 97

5962-E408-10

2. APPLICABLE DOCUMENTS

2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part

of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the

solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 -

MIL-STD-1835 -

Test Method Standard Microcircuits.

Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 -

MIL-HDBK-780 -

List of Standard Microcircuit Drawings.

Standard Microcircuit Drawings.

(Copies of these documents are available online at

http://assist.daps.dla.mil/quicksearch/

or from the Standardization

Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text

of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a

specific exemption has been obtained.

3. REQUIREMENTS

3.1 Item requirements. The individual item requirements for device classes Q and V shall be in accordance with

MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The

modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for

device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified

herein.

3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified

in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.

3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 herein.

3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.

3.2.3 Radiation exposure circuit. The radiation exposure circuit shall be as specified on figure 2.

3.3 Electrical performance characteristics and postirradiation parameter limits. Unless otherwise specified herein, the

electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full

ambient operating temperature range.

3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table IIA. The electrical

tests for each subgroup are defined in table I.

3.5 Marking. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be

marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer

has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be

marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be

in accordance with MIL-PRF-38535, appendix A.

3.5.1 Certification/compliance mark. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in

MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.

STANDARD

MICROCIRCUIT DRAWING

DLA LAND AND MARITIME

COLUMBUS, OHIO 43218-3990

DSCC FORM 2234

APR 97

SIZE

REVISION LEVEL

5962-88538

SHEET

5962-8853801VPA Related Products

	5962-8853801VPA	5962R8853801VGA	5962R8853801VPA	5962-8853801VGA	OP215-000C	5962R8853804V2A
Description	DUAL OP-AMP, 1000uV OFFSET-MAX, CDIP8, CERAMIC, DIP-8	Aerospace Dual Precision JFET Input Op Amp	Aerospace Dual Precision JFET Input Op Amp	DUAL OP-AMP, 1000uV OFFSET-MAX, MBCY8, METAL CAN, 8 PIN	Aerospace Dual Precision JFET Input Op Amp	Aerospace Dual Precision JFET Input Op Amp
Is it lead-free?	Contains lead	Contains lead	Contains lead	Contains lead	Contains lead	Lead free
Is it Rohs certified?	incompatible	incompatible	incompatible	incompatible	conform to	incompatible
Contacts	8	8	8	8	-	20
Reach Compliance Code	unknown	not_compliant	not_compliant	unknown	compliant	compli
Amplifier type	OPERATIONAL AMPLIFIER	OPERATIONAL AMPLIFIER	OPERATIONAL AMPLIFIER	OPERATIONAL AMPLIFIER	OPERATIONAL AMPLIFIER	OPERATIONAL AMPLIFIER
Architecture	VOLTAGE-FEEDBACK	VOLTAGE-FEEDBACK	VOLTAGE-FEEDBACK	VOLTAGE-FEEDBACK	VOLTAGE-FEEDBACK	VOLTAGE-FEEDBACK
Maximum bias current (IIB) at 25C	0.0001 µA	0.006 µA	0.006 µA	0.0001 µA	0.0001 µA	0.0001 µA
frequency compensation	YES	YES	YES	YES	YES	YES
Maximum input offset voltage	1000 µV	3000 µV	3000 µV	1000 µV	2000 µV	3000 µV
low-bias	YES	NO	NO	YES	YES	YES
low-dissonance	NO	NO	NO	NO	NO	NO
micropower	NO	NO	NO	NO	NO	NO
Nominal Negative Supply Voltage (Vsup)	-15 V	-15 V	-15 V	-15 V	-15 V	-15 V
Number of functions	2	2	2	2	2	2
Maximum operating temperature	125 °C	125 °C	125 °C	125 °C	125 °C	125 °C
Minimum operating temperature	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C
Encapsulate equivalent code	DIP8,.3	CAN8,.2	DIP8,.3	CAN8,.2	DIE OR CHIP	LCC20,.35SQ
power	NO	NO	NO	NO	NO	NO
power supply	+-15 V	+-15 V	+-15 V	+-15 V	+-15 V	+-15 V
Certification status	Not Qualified	Qualified	Qualified	Not Qualified	Not Qualified	Qualified
Filter level	MIL-PRF-38535 Class V	MIL-PRF-38535 Class V	MIL-PRF-38535 Class V	MIL-PRF-38535 Class V	38535V;38534K;883S	MIL-PRF-38535 Class V
minimum slew rate	7.5 V/us	7.5 V/us	7.5 V/us	7.5 V/us	10 V/us	7.5 V/us
Maximum slew rate	8.5 mA	8.5 mA	8.5 mA	8.5 mA	8.5 mA	8.5 mA
Supply voltage upper limit	22 V	22 V	22 V	22 V	22 V	22 V
Nominal supply voltage (Vsup)	15 V	15 V	15 V	15 V	15 V	15 V
Temperature level	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY
Minimum voltage gain	30000	10000	10000	30000	30000	30000
broadband	NO	NO	NO	NO	NO	NO
Maker	ADI	-	-	ADI	ADI	ADI
Parts packaging code	DIP	BCY	DIP	BCY	-	QLCC
package instruction	CERAMIC, DIP-8	, CAN8,.2	DIP, DIP8,.3	METAL CAN, 8 PIN	-	QCCN, LCC20,.35SQ
ECCN code	EAR99	EAR99	EAR99	EAR99	-	EAR99
Maximum average bias current (IIB)	0.0001 µA	0.006 µA	0.006 µA	0.0001 µA	-	0.0001 µA
Nominal Common Mode Rejection Ratio	86 dB	86 dB	86 dB	86 dB	-	86 dB
JESD-30 code	R-CDIP-T8	O-MBCY-W8	R-CDIP-T8	O-MBCY-W8	-	S-CQCC-N20
Negative supply voltage upper limit	-22 V	-22 V	-22 V	-22 V	-	-22 V
Number of terminals	8	8	8	8	-	20
Package body material	CERAMIC, METAL-SEALED COFIRED	METAL	CERAMIC, METAL-SEALED COFIRED	METAL	-	CERAMIC, METAL-SEALED COFIRED
Package shape	RECTANGULAR	ROUND	RECTANGULAR	ROUND	-	SQUARE
Package form	IN-LINE	CYLINDRICAL	IN-LINE	CYLINDRICAL	-	CHIP CARRIER
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	-	-
Programmable power	NO	NO	NO	NO	NO	-
surface mount	NO	NO	NO	NO	-	YES
Terminal form	THROUGH-HOLE	WIRE	THROUGH-HOLE	WIRE	-	NO LEAD
Terminal location	DUAL	BOTTOM	DUAL	BOTTOM	-	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	-	-
Base Number Matches	1	1	1	1	-	-
Brand Name	-	Analog Devices Inc	Analog Devices Inc	-	Analog Devices Inc	Analog Devices Inc

Recommended Resources

OBC controller system

Inverting input feedback amplifier circuit

Field effect transistor amplifier circuit diagram with external gate bias circuit

KA2304 (toy) radio remote control reception control and regulation circuit

Precision inverting amplifier circuit

Astable circuit with temperature compensated frequency stabilization

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components