ISPLSI2128VE-100LQN160 datasheet, PDF

Datasheet> All Categories > Programmable logic devices> Programmable logic> ISPLSI2128VE-100LQN160

ISPLSI2128VE-100LQN160: DescriptionEE PLD, 13ns, CMOS, PQFP160, PLASTIC, QFP-160; CategoryProgrammable logic devices Programmable logic; File Size200KB，20 Pages; ManufacturerLattice; Websitehttp://www.latticesemi.com; Environmental Compliance

Download Datasheet Parametric View All

ISPLSI2128VE-100LQN160 Overview

EE PLD, 13ns, CMOS, PQFP160, PLASTIC, QFP-160

ISPLSI2128VE-100LQN160 Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Lattice
Parts packaging code	QFP
package instruction	QFP,
Contacts	160
Reach Compliance Code	compliant
ECCN code	EAR99
maximum clock frequency	77 MHz
JESD-30 code	S-PQFP-G160
length	28 mm
Humidity sensitivity level	3
Dedicated input times	4
Number of I/O lines	128
Number of terminals	160
Maximum operating temperature	70 °C
Minimum operating temperature
organize	4 DEDICATED INPUTS, 128 I/O
Output function	MACROCELL
Package body material	PLASTIC/EPOXY
encapsulated code	QFP
Package shape	SQUARE
Package form	FLATPACK
Peak Reflow Temperature (Celsius)	245
Programmable logic type	EE PLD
propagation delay	13 ns
Certification status	Not Qualified
Maximum seat height	4.1 mm
Maximum supply voltage	3.6 V
Minimum supply voltage	3 V
Nominal supply voltage	3.3 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	40
width	28 mm
Base Number Matches	1

Preview

Download Datasheet

View All

Lead-

Free

Package

Options

Available!

ispLSI 2128VE

3.3V In-System Programmable

SuperFAST™ High Density PLD

Functional Block Diagram*

Output Routing Pool (ORP)

Features

• SuperFAST HIGH DENSITY IN-SYSTEM

PROGRAMMABLE LOGIC

— 6000 PLD Gates

— 128 and 64 I/O Pin Versions, Eight Dedicated Inputs

— 128 Registers

— High Speed Global Interconnect

— Wide Input Gating for Fast Counters, State

Machines, Address Decoders, etc.

— Small Logic Block Size for Random Logic

— 100% Functional, JEDEC and Pinout Compatible

with ispLSI 2128V Devices

• 3.3V LOW VOLTAGE 2128 ARCHITECTURE

— Interfaces with Standard 5V TTL Devices

• HIGH PERFORMANCE E

CMOS

TECHNOLOGY

—

max

= 250MHz Maximum Operating Frequency

—

= 4.0ns Propagation Delay

— Electrically Erasable and Reprogrammable

— Non-Volatile

— 100% Tested at Time of Manufacture

— Unused Product Term Shutdown Saves Power

• IN-SYSTEM PROGRAMMABLE

— 3.3V In-System Programmability (ISP™) Using

Boundary Scan Test Access Port (TAP)

— Open-Drain Output Option for Flexible Bus Interface

Capability, Allowing Easy Implementation of Wired-

OR Bus Arbitration Logic

— Increased Manufacturing Yields, Reduced Time-to-

Market and Improved Product Quality

— Reprogram Soldered Devices for Faster Prototyping

• 100% IEEE 1149.1 BOUNDARY SCAN TESTABLE

• THE EASE OF USE AND FAST SYSTEM SPEED OF

PLDs WITH THE DENSITY AND FLEXIBILITY OF FPGAS

— Enhanced Pin Locking Capability

— Three Dedicated Clock Input Pins

— Synchronous and Asynchronous Clocks

— Programmable Output Slew Rate Control

— Flexible Pin Placement

— Optimized Global Routing Pool Provides Global

Interconnectivity

• LEAD-FREE PACKAGE OPTIONS

Output Routing Pool (ORP)

0139A/2128VE

Output Routing Pool (ORP)

GLB

Global Routing Pool (GRP)

Output Routing Pool (ORP)

*128 I/O Version Shown

Description

The ispLSI 2128VE is a High Density Programmable

Logic Device available in 128 and 64 I/O-pin versions.

The device contains 128 Registers, eight Dedicated

Input pins, three Dedicated Clock Input pins, two dedi-

cated Global OE input pins and a Global Routing Pool

(GRP). The GRP provides complete interconnectivity

between all of these elements. The ispLSI 2128VE

features in-system programmability through the Bound-

ary Scan Test Access Port (TAP) and is 100% IEEE

1149.1 Boundary Scan Testable. The ispLSI 2128VE

offers non-volatile reprogrammability of the logic, as well

as the interconnect to provide truly reconfigurable sys-

tems.

The basic unit of logic on the ispLSI 2128VE device is the

Generic Logic Block (GLB). The GLBs are labeled A0, A1

.. D7 (see Figure 1). There are a total of 32 GLBs in the

ispLSI 2128VE device. Each GLB is made up of four

macrocells. Each GLB has 18 inputs, a programmable

AND/OR/Exclusive OR array, and four outputs which can

be configured to be either combinatorial or registered.

Inputs to the GLB come from the GRP and dedicated

inputs. All of the GLB outputs are brought back into the

GRP so that they can be connected to the inputs of any

GLB on the device.

to change without notice.

LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A.

Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com

August 2004

2128ve_12

CLK 0

CLK 1

CLK 2

Output Routing Pool (ORP)

Logic

Array

Recommended Resources

Combination of source ground and emitter follower

Three-phase three-wire DX2 type reactive energy meter with 60° phase difference is directly connected to the circuit

Multiple groups of high-power colored light chain circuits that flash in turn (Part 2)

Touch delay light switch circuit (6)

Turn-off voltage waveform of IGBT in hard-switching chopper circuit

845ddr computer motherboard circuit diagram_50

12864 font retrieval software and image retrieval software: 12864 font retrieval software and image retrieval software...; guoyuanqiang MCU

51 control 1602, 12864, LED program, maybe you can use it: [i=s] This post was last edited by paulhyde on 2014-9-15 03:36 [/i] 51 controls 1602, 12864, LED program, maybe you can use it...; ljf0215 Electronics Design Contest

I thought foreign manufacturers were indifferent to the RISC-V core...: The topic was actually before the National Day, Brother Kai threw 2 Renesas screenshots from the group (see below) However, he focused on Renesas' expansion of new engineers, just like STM32, and is r...; nmg Domestic Chip Exchange

【Zero Knowledge ESP8266 Project】1 OLED Weather Clock: Quote:We have been learning the ESP8266 tutorial for so long, isn't it time to test ourselves? In the previous sharing, a friend left a message: It's too simple! Then I will take advantage of it and m...; roc2 stm32/stm8

Control GPRS with MSP430: When using MSP430 to control GPRS, after setting up the Internet, why can't the Internet be opened?...; l0700830216 Microcontroller MCU

A 200W switching power supply power stage design: A 200W switching power supply power stage design...; msy2yx Power technology

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components