531WA1239M00DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531WA1239M00DGR

531WA1239M00DGR: DescriptionCMOS/TTL Output Clock Oscillator, 1239MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531WA1239M00DGR Overview

CMOS/TTL Output Clock Oscillator, 1239MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531WA1239M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1239 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Motor inching energy consumption braking control circuit

C534J1 vertical lathe main circuit

Typical application circuit of concentric ring photodiode

Automatic Shutoff Battery Charger Circuit

Nickel cadmium battery charging circuit

【Chuanglong TL570x-EVM】HDMI data cable adapter: [i=s]This post was last edited by lugl4313820 on 2022-6-4 06:23[/i]I mentioned earlier that the HDMI connection was wrong. After communicating with the official, they said that there was a problem wit...; lugl4313820 DSP and ARM Processors

Problems with installing drivers using wdreg.exe in windriver: Our device driver is written in windriver. If we want to publish it on a machine that has not installed windriver, we need to use the wdreg tool provided by it to install the windriver core driver and...; 661023 Embedded System

I want to learn about hardware decoders. Do you have any suggestions? (WinCE HD): The problem is as above, please guide...; xinloveyan Embedded System

Confusion about the DC amplification factor of transistors: 1. I often see people saying on the Internet that the DC gain factor of a transistor is set to a certain value. How can the DC gain factor be set by yourself? Isn't it fixed? 2. Why is there a maximum...; qrhrrong Analog electronics

DSP realizes the source code of the water light style: [list=1] [*][size=3]/* [/size] [*][size=3]* main.c [/size] [*][size=3]* [/size] [* ][size=3]* Created on: August 18, 2018[/size] [*][size=3]* Author: LYJCD [/size] [*][size=3]*/ [/size] [*][size=3] [/...; fish001 DSP and ARM Processors

Newcomer Report: ...; 104967u Talking

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components