74VHCT541A Octal Buffer/Line Driver with 3-STATE Outputs
June 1997
Revised April 1999
74VHCT541A
Octal Buffer/Line Driver with 3-STATE Outputs
General Description
The VHCT541A is an advanced high-speed CMOS device
fabricated with silicon gate CMOS technology. It achieves
the high-speed operation similar to equivalent Bipolar
Schottky TTL while maintaining the CMOS low power dissi-
pation.
The VHCT541A is an octal buffer/line driver designed to be
employed as memory and address drivers, clock drivers
and bus oriented transmitter/receivers.
This device is similar in function to the VHCT244A while
providing flow-through architecture (inputs on opposite side
from outputs). This pinout arrangement makes this device
especially useful as an output port for microprocessors,
allowing ease of layout and greater PC board density.
Protection circuits ensure that 0V to 7V can be applied to
the input and output (Note 1) pins without regard to the
supply voltage. This device can be used to interface 3V to
5V systems and two supply systems such as battery
backup. This circuit prevents device destruction due to mis-
matched supply and input voltages.
Note 1:
Outputs in OFF-state.
Features
s
High Speed: t
PD
=
5.5 ns (typ) at V
CC
=
5V
s
Low power dissipation: I
CC
=
4
µA
(max) at T
A
=
25°C
s
Power down protection is provided on all inputs and
outputs
s
Pin and function compatible with 74HCT541
Ordering Code:
Order Number
74VHCT541AM
74VHCT541ASJ
74VHCT541AMTC
74VHCT541AN
Package Number
M20B
M20D
MTC20
N20A
Package Description
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Logic Symbol
IEEE/IEC
Connection Diagram
Pin Descriptions
Pin Names
OE
1
, OE
2
I
0
- I
7
O
0
- O
7
Description
3-STATE Output Enable Inputs
Inputs
3-STATE Outputs
Truth Table
Inputs
OE
1
L
H
X
L
H
=
HIGH Voltage Level
Z
=
High Impedance
OE
2
L
X
H
L
Outputs
I
H
X
X
L
H
Z
Z
L
L
=
LOW Voltage Level
X
=
Immaterial
© 1999 Fairchild Semiconductor Corporation
DS500013.prf
www.fairchildsemi.com
74VHCT541A
Absolute Maximum Ratings
(Note 2)
Supply Voltage (V
CC
)
DC Input Voltage (V
IN
)
DC Output Voltage (V
OUT
)
(Note 3)
(Note 4)
Input Diode Current (I
IK
)
Output Diode Current (I
OK
)
(Note 5)
DC Output Current (I
OUT
)
DC V
CC
/GND Current (I
CC
)
Storage Temperature (T
STG
)
Lead Temperature (T
L
)
(Soldering, 10 seconds)
260°C
±20
mA
±25
mA
±75
mA
−65°C
to
+150°C
−0.5V
to 7.0V
−0.5V
to V
CC
+ 0.5V
−20
mA
−0.5V
to
+7.0V
−0.5V
to
+7.0V
Recommended Operating
Conditions
(Note 6)
Supply Voltage (V
CC
)
Input Voltage (V
IN
)
Output Voltage (V
OUT
)
(Note 4)
(Note 3)
Operating Temperature (T
OPR
)
Input Rise and Fall Time (t
r
, t
f
)
V
CC
=
5.0V
±0.5V
0
∼
20 ns/V
Note 2:
Absolute Maximum Ratings are values beyond which the device
may be damaged or have its useful life impaired. The databook specifica-
tions should be met, without exception, to ensure that the system design is
reliable over its power supply, temperature, and output/input loading vari-
ables. Fairchild does not recommend operation outside databook specifica-
tions.
Note 3:
When Outputs are in OFF-State OR when V
CC
=
0V.
Note 4:
HIGH or LOW state I
OUT
absolute maximum rating must be
observed.
Note 5:
V
OUT
<GND,.V
OUT
>
V
CC
(Outputs Active).
Note 6:
Unused inputs must be held HIGH or LOW. They may not float.
4.5V to
+5.5V
0V to
+5.5V
0V to V
CC
0V to 5.5V
−40°C
to
+85°C
DC Electrical Characteristics
Symbol
V
IH
V
IL
V
OH
V
OL
I
OZ
I
IN
I
CC
I
CCT
I
OFF
Parameter
HIGH Level Input Voltage
LOW Level Input Voltage
HIGH Level Output Voltage
LOW Level Output Voltage
3-STATE Output
Off-State Current
Input Leakage Current
Quiescent Supply Current
Maximum I
CC
/Input
Output Leakage Current
0
−
5.5
5.5
5.5
0
±0.1
4.0
1.35
0.5
±1.0
40.0
1.50
5.0
µA
µA
mA
µA
V
CC
(V)
4.5
−
5.5
4.5
−
5.5
4.5
4.5
4.5
4.5
5.5
4.4
3.94
0.0
0.1
0.36
±0.25
4.5
T
A
=
25°C
Min
2.0
0.8
4.4
3.80
0.1
0.44
±2.5
Typ
Max
T
A
= −40°C
to
+85°C
Min
2.0
0.8
Max
Units
V
V
V
V
V
V
µA
V
IN
=
V
IL
V
IN
=
V
IH
I
OH
= −50 µA
I
OH
= −8
mA
I
OL
= +50 µA
I
OL
= +8
mA
V
IN
=
V
IH
or V
IL
V
OUT
=
V
CC
or GND
V
IN
=
5.5V or GND
V
IN
=
V
CC
or GND
V
IN
=
3.4V
Other Inputs
=
V
CC
or GND
V
OUT
=
5.5V
Conditions
www.fairchildsemi.com
2
74VHCT541A
Noise Characteristics
Symbol
V
OLP
(Note 7)
V
OLV
(Note 7)
V
IHD
(Note 7)
V
ILD
(Note 7)
Parameter
Quiet Output Maximum Dynamic V
OL
Quiet Output Minimum Dynamic V
OL
Minimum HIGH Level Dynamic Input Voltage
Maximum HIGH Level Dynamic Input Voltage
V
CC
(V)
5.0
5.0
5.0
5.0
T
A
=
25°C
Typ
1.2
−1.2
Limits
1.6
−1.6
2.0
0.8
Units
V
V
V
V
Conditions
C
L
=
50 pF
C
L
=
50 pF
C
L
=
50 pF
C
L
=
50 pF
Note 7:
Parameter guaranteed by design.
AC Electrical Characteristics
Symbol
t
PLH
t
PHL
t
PZL
t
PZH
t
PLZ
t
PHZ
t
OSLH
t
OSHL
C
IN
C
OUT
C
PD
Input Capacitance
Output Capacitance
Power Dissipation Capacitance
4
9
19
10
10
pF
pF
pF
V
CC
=
Open
V
CC
=
5.0V
(Note 9)
Parameter
Propagation Delay
Time
3-STATE Output
Enable Time
3-STATE Output
Disable Time
Output to Output Skew
5.0
±
0.5
1.0
1.0
ns
(Note 8)
C
L
=
50 pF
5.0
±
0.5
5.0
±
0.5
V
CC
(V)
5.0
±
0.5
T
A
=
25°C
Min
Typ
5.0
5.5
8.3
8.8
9.4
Max
6.9
7.9
11.3
12.3
11.9
T
A
= −40°C
to
+85°C
Min
1.0
1.0
1.0
1.0
1.0
Max
8.0
9.0
13.0
14.0
13.5
Units
ns
ns
ns
Conditions
C
L
=
15 pF
C
L
=
50 pF
R
L
=
1 kΩ C
L
=
15 pF
C
L
=
50 pF
R
L
=
1 kΩ C
L
=
50 pF
Note 8:
Parameter guaranteed by design. t
OSLH
=
|t
PLHmax
−
t
PLHmin
|; t
OSHL
=
|t
PHLmax
−
t
PHLmin
|.
Note 9:
C
PD
is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average
operating current can be obtained by the equation: I
CC
(OPR.)
=
C
PD
* V
CC
* f
IN
+
I
CC
/8 (per bit).
3
www.fairchildsemi.com
FPGA/CPLD
京公网安备 11010802033920号
EEWORLD
