MC68HC908KX8
MC68HC908KX2
MC68HC08KX8
Technical Data
M68HC08
Microcontrollers
MC68HC908KX8/D
Rev. 1, 2/2002
WWW.MOTOROLA.COM/SEMICONDUCTORS
Technical Data
http://www.motorola.com/semiconductors/
The following revision history table summarizes changes contained in
this document. For your convenience, the page number designators
have been linked to the appropriate location.
Motorola and
are registered trademarks of Motorola, Inc.
DigitalDNA is a trademark of Motorola, Inc.
© Motorola, Inc., 2002
MC68HC908KX8 • MC68HC908KX2 • MC68HC08KX8 — Rev. 1.0
MOTOROLA
Technical Data
3
N O N - D I S C L O S U R E
To provide the most up-to-date information, the revision of our
documents on the World Wide Web will be the most current. Your printed
copy may be an earlier revision. To verify you have the latest information
available, refer to:
A G R E E M E N T
MC68HC908KX8
MC68HC908KX2
MC68HC08KX8
R E Q U I R E D
Technical Data
R E Q U I R E D
Revision History
Date
Revision
Level
Description
Label for pin 9 corrected in
Figure 1-1
and
Figure 1-2
$FF is the erase state of the FLASH, not $00.
First bulleted paragraph under the subsection
16.5 Interrupts
reworded for clarity
April,
2001
0.1
Revision to the description of the CHxMAX bit and the note that
follows that description
Forced monitor mode information added to
Table 18-1.
In
Figure 18-1,
resistor value for connection between V
TST
and
IRQ1 changed from 10 kΩ to 1 kΩ.
7.3 Features
— Corrected third bullet
7.8.3 ICG Trim Register
— Corrected description of the
TRIM7:TRIM0 bits
15.3 Features
— Corrected divide by factors in first bullet
Figure 15-1. Timebase Block Diagram
— Corrected
divide-by-2 blocks
Table 15-1. Timebase Divider Selection
— Corrected last
divider tap entry
1
Section 16. Timer Interface Module (TIM)
— Timer
discrepancies corrected throughout this section
20.5 Thermal Characteristics
— Corrected SOIC thermal
resistance and maximum junction temperature
20.6 5.0-Vdc DC Electrical Characteristics
and
20.7 3.0-Vdc
DC Electrical Characteristics
— Corrected footnote for V
DD
supply current in stop mode
Appendix B. MC68HC08KX8 Overview
— Added to supply
exception information for the MC68HC08KX8
Page
Number(s)
32, 33
82, 252, 255
233
242
257
258
101
134
216
217
218
223
281
A G R E E M E N T
February,
2002
N O N - D I S C L O S U R E
282
and
283
297
Technical Data
4
MC68HC908KX8 • MC68HC908KX2 • MC68HC08KX8 — Rev. 1.0
MOTOROLA
Technical Data — MC68HC908KX8 • MC68HC908KX2 • MC68HC08KX8
List of Sections
Section 1. General Description . . . . . . . . . . . . . . . . . . . . 29
Section 2. Memory Map . . . . . . . . . . . . . . . . . . . . . . . . . . 37
Section 3. Random-Access Memory (RAM) . . . . . . . . . . 47
Section 4. FLASH Memory . . . . . . . . . . . . . . . . . . . . . . . . 49
Section 5. Central Processor Unit (CPU) . . . . . . . . . . . . 59
Section 6. System Integration Module (SIM) . . . . . . . . . 77
Section 7. Internal Clock Generator Module (ICG). . . . . 99
Section 8. Low-Voltage Inhibit (LVI) . . . . . . . . . . . . . . . 137
Section 9. Configuration Register (CONFIG) . . . . . . . . 143
Section 10. Input/Output (I/O) Ports . . . . . . . . . . . . . . . 149
Section 11. Computer Operating Properly
Module (COP) . . . . . . . . . . . . . . . . . . . . . . . 159
Section 12. External Interrupt (IRQ) . . . . . . . . . . . . . . . 165
Section 13. Keyboard Interrupt Module (KBI). . . . . . . . 171
Section 14. Serial Communications Interface
Module (SCI) . . . . . . . . . . . . . . . . . . . . . . . . 179
Section 15. Timebase Module (TBM). . . . . . . . . . . . . . . 215
Section 16. Timer Interface Module (TIM) . . . . . . . . . . . 223
Section 17. Analog-to-Digital Converter (ADC) . . . . . . 245
MC68HC908KX8 • MC68HC908KX2 • MC68HC08KX8 — Rev. 1.0
MOTOROLA
List of Sections
Technical Data
3
N O N - D I S C L O S U R E
A G R E E M E N T
R E Q U I R E D
Electronics Design Contest
京公网安备 11010802033920号
EEWORLD
