EEWORLDEEWORLDEEWORLD

Part Number

Search

BCX71-H

Description
200mA, 45V, PNP, Si, SMALL SIGNAL TRANSISTOR
CategoryDiscrete semiconductor    The transistor   
File Size228KB,9 Pages
ManufacturerSIEMENS
Websitehttp://www.infineon.com/
Download Datasheet Parametric View All

BCX71-H Overview

200mA, 45V, PNP, Si, SMALL SIGNAL TRANSISTOR

BCX71-H Parametric

Parameter NameAttribute value
package instructionSMALL OUTLINE, R-PDSO-G3
Reach Compliance Codeunknown
Maximum collector current (IC)0.2 A
Collector-emitter maximum voltage45 V
ConfigurationSINGLE
Minimum DC current gain (hFE)180
JESD-30 codeR-PDSO-G3
Number of components1
Number of terminals3
Package body materialPLASTIC/EPOXY
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Polarity/channel typePNP
Certification statusNot Qualified
surface mountYES
Terminal surfaceNOT SPECIFIED
Terminal formGULL WING
Terminal locationDUAL
transistor applicationsSWITCHING
Transistor component materialsSILICON
Nominal transition frequency (fT)250 MHz
VCEsat-Max0.25 V
Base Number Matches1
About the errors of EZDSP2808 and 28335 (be careful when referring to them)
The power-up sequence of 2808 and 28335 is completely opposite to that of 2812. However, the power-up sequence of EZDSP2808 and 28335 is the same as that of 2812, which may cause: output buffers to tu...
hlx3012 Microcontroller MCU
Very useful! The voltage, current and temperature safety zones of 13 types of components in switching power supplies!
[color=rgb(50, 50, 50)][font=myFont, "][size=14px]Overview[/size][/font][/color][color=#323232][font=myFont, "][size=14px] Why should components be used at derating? Because if the working state of th...
木犯001号 Power technology
It's time to change! Awesome change, the latest design to replace RS-485 optocoupler isolation
[i=s] This post was last edited by Jacktang on 2019-4-12 09:05 [/i] [size=4] Friends who have worked on RS-485 optocoupler isolation circuits must have been annoyed for a long time. This commonly used...
Jacktang Analogue and Mixed Signal
What is the distance between the two lines of DDR differential clock?
What is the spacing between the two DDR differential clock lines? If I wind a serpentine line, do I need to wind two lines together everywhere?...
xujiangyu0619 PCB Design
FPGA overlay technology redefines: 2.5D to the left and 3D to the right
Author: Zhao Sixiao Source: EEWOLRD"The dream product has already started shipping," said Mr. Liren Tang, Xilinx's senior vice president and executive president of Asia Pacific, at the press conferenc...
思潇 FPGA/CPLD
7V boost to 12V circuit
There are two ways of thinking: 1. Connect two 7V/1A battery panels in parallel to become a 7V/2A power supply, and then get 12V by 7V to 12V boost; 2. Connect two 7V/1A battery panels in series to ge...
Aguilera Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1709  61  492  701  2423  35  2  10  15  49 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号