EEWORLDEEWORLDEEWORLD

Part Number

Search

3GDW62D-150M-60.000

Description
VCXO, CLOCK, LVDS OUTPUT
CategoryPassive components    oscillator   
File Size121KB,1 Pages
ManufacturerEuroquartz
Websitehttp://www.euroquartz.co.uk/
Environmental Compliance
Download Datasheet Parametric View All

3GDW62D-150M-60.000 Overview

VCXO, CLOCK, LVDS OUTPUT

3GDW62D-150M-60.000 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerEuroquartz
Reach Compliance Codecompliant
Manufacturer's serial numberGDW62
Oscillator typeLVDS
Base Number Matches1
EURO
QUARTZ
11.4 x 9.6 x 2.5mm 6 pad SMD
Frequency range 750kHz to 800MHz
LVDS Output
Supply Voltage 3.3 VDC
Phase jitter 2.35ps typical
Pull range from ±30ppm to ±150ppm
GDW62 LVDS VCXO
750.0kHz to 800.0MHz
DESCRIPTION
GDW576 LVDS output VCXOs are packaged in 6 pad 7 x 5mm SMD.
Typical phase jitter for GDW series VCXOs is 2.6ps. Applications
include phase lock loop, SONET/ATM, set-top boxes, MPEG ,
audio/video modulation, video game consoles and HDTV.
OUTLINE & DIMENSIONS
SPECIFICATION
Frequency Range:
Supply Voltage:
Output Logic:
RMS Period Jitter:
Peak to Peak Jitter:
Phase Jitter:
Initial Frequency Accuracy:
Output Voltage HIGH (1):
Output Voltage LOW (0):
Pulling Range:
Control Voltage Range:
Temperature Stability:
Output Load:
Rise/Fall Times:
Duty Cycle:
Start-up Time:
Current Consumption
<24MHz:
24.01 to 96MHz:
96.01 to 800MHz:
Static Discharge Protection:
Storage Temperature:
Ageing:
Enable/Disable:
RoHS Status:
750kHz to 800.0MHz
3.3 VDC ±5%
LVDS
4.3ps typical
27.0ps typical
2.6ps typical
Tune to the nominal frequency
with Vc= 1.65 ±0.2VDC
1.4 Volts typical
1.1 Volts typical
From ±30ppm to ±150ppm
1.65 ±1.35 Volts
50W into Vdd or Thevenin equiv.
0.5ns typ., 0.7ns max.
20% Vdd to 80% Vdd
50% ±5%
10ms maximum, 5ms typical
25mA max.
65mA max.
100mA max.
2kV maximum
-55° to +150°C
±2ppm per year maximum
Fully compliant
PHASE NOISE
FREQUENCY STABILITY
Stability Code Stability ±ppm Temp. Range
A
25
0°~+70°C
B
50
0°~+70°C
C
100
0°~+70°C
D
25
-40°~+85°C
E
50
-40°~+85°C
F
100
-40°~+85°C
If non-standard frequency stability is required
Use ‘I’ followed by stability, i.e. I20 for ±20ppm
ENABLE/DISABLE FUNCTION
Tristate Pad Output Status
Status
Not connected LVDS and Complimentary LVDS enabled
Below 0.3Vdd Both outputs are disabled (high impedance)
Both outputs are enabled
Above 0.7Vdd
Offset:
10Hz 100Hz
dBc/Hz:
-60
-90
1kHz
-115
10kHz
-125
100kHz 1MHz 10MHz
-119
-120
-140
PART NUMBERING
Example:
3GDW62 B-80N-60.000
Supply Voltage
3 = +3.3V
Series Designator
GDW576
Stability over temperature range
(See table)
Pullability in ±ppm
Pullability determinator
N = minimum
M = maximum
T = Typical
Frequency in MHz
EUROQUARTZ LIMITED Blacknell Lane CREWKERNE Somerset UK TA18 7HE
Tel: +44 (0)1460 230000 Fax: +44 (0)1460 230001 info@euroquartz.co.uk www.euroquartz.co.uk
DSP program simulation problem
I just started learning DSP recently. I encountered several problems while studying a project program. Please help me. I have only learned it for a week and only know the general questions. Please for...
salutwl DSP and ARM Processors
What is the difference between an IEEE address and a 16-bit short address?
Which expert can help me explain it?...
cnsxgh RF/Wirelessly
Unable to load NK.NB0
I use the card swipe method to load NK.NB0. Why can't the NK.NB0 BOOT boot I compiled and generated recognize and load the serial port print information as follows. System ready! Preparing for downloa...
流氓法拉利 Embedded System
The latest research areas of FPGA
Dear electronics enthusiasts and experts, I would like to ask you, what is the latest research field of FPGA? In what areas can new breakthroughs be made? Thank you...
ky0611 FPGA/CPLD
LPC11C14 GPIO state cannot be changed
Below is the initialization of pin PIO2_11. The original intention was to initialize the pin to output low level, but it has always been high level....
einslssac NXP MCU
Dear experts, please help me with the xilinx and altera single port RAM simulation problem
[i=s] This post was last edited by xujiangyu0619 on 2015-1-15 23:00 [/i] When simulating Xilinx and Altera single-port RAM, it is found that Xilinx RAM uses one less clock cycle than Altera when readi...
xujiangyu0619 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1101  560  1563  2620  2685  23  12  32  53  55 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号