531AB101M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531AB101M000DGR

531AB101M000DGR: DescriptionLVPECL Output Clock Oscillator, 101MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531AB101M000DGR Overview

LVPECL Output Clock Oscillator, 101MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531AB101M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	101 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

NE555 timing circuit using ±15V power supply

MOSFET resonant DC-DC power supply circuit

Square waveform multi-pulse train generator

Commonly used telephone number storage and dialing device circuit diagram

Low power single channel infrared transmitter and receiver

Inverter circuit 22

How did you get the pinout table for the FPGA development board? Is it based on the schematic?: I use DE1-SoC, but I can't find the corresponding allocation table. There are some DE2 ones on the Internet. . ....; 1696811157 FPGA/CPLD

Domestic mobile phones need more technological advantages: Every time a new product is released that affects the development trend of mobile phone products, it is almost always a foreign brand. Whether in terms of mobile phone appearance or mobile phone funct...; mdsfnsa RF/Wirelessly

Fatal Error[Pe1696]: cannot open source file Please help: Fatal Error[Pe1696]: cannot open source file C:\Users\homepc\Desktop\Wireless Data (Temperature and Humidity) Transmission Experiment Based on ZStack\Projects\zstack\Samples\SampleApp\Source\SampleApp...; widy RF/Wirelessly

AD7705 application experience summary - Rodford: This is my experience in debugging AD7705. I hope it will be helpful to you. If you find any errors, please point them out and post them in the comments. Let us improve together and help you use AD se...; gina MCU

How to achieve high-precision frequency measurement with stm32?: I recently used the PWM input function of STM32 to do a frequency measurement experiment and found that it is difficult to measure below 150Hz, and the error is very large above 25000Hz. Are there any...; ttsurvive stm32/stm8

Does anyone want the virtual serial port firmware for stm32f?: The demo of Wanli board will make mistakes when transferring data. I am taking time to modify it... Currently, it has been tested to be used as stm32f ISP successfully. It can be stably downloaded at ...; 3150gf stm32/stm8

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components