EEWORLDEEWORLDEEWORLD

Part Number

Search

DSC572-054214KE0T

Description
OTHER CLOCK GENERATOR
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size677KB,10 Pages
ManufacturerMicrochip
Websitehttps://www.microchip.com
Environmental Compliance
Download Datasheet Parametric View All

DSC572-054214KE0T Overview

OTHER CLOCK GENERATOR

DSC572-054214KE0T Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerMicrochip
package instructionHVQCCN,
Reach Compliance Codecompliant
ECCN codeEAR99
Other featuresCLK/CRYSTAL FREQ-NOM IS REPLACED WITH MEMS INTERNAL CLOCK
JESD-30 codeR-XQCC-N32
length5 mm
Humidity sensitivity level1
Number of terminals32
Maximum operating temperature70 °C
Minimum operating temperature-20 °C
Maximum output clock frequency460 MHz
Package body materialUNSPECIFIED
encapsulated codeHVQCCN
Package shapeRECTANGULAR
Package formCHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
Peak Reflow Temperature (Celsius)260
Filter levelAEC-Q100
Maximum seat height0.9 mm
Maximum supply voltage3.6 V
Minimum supply voltage2.25 V
Nominal supply voltage3.3 V
surface mountYES
technologyCMOS
Temperature levelOTHER
Terminal formNO LEAD
Terminal pitch0.5 mm
Terminal locationQUAD
Maximum time at peak reflow temperature40
width3.2 mm
uPs/uCs/peripheral integrated circuit typeCLOCK GENERATOR, OTHER
Base Number Matches1
DSC572-05
Crystal-less™ XAUI + GPON Clock Generator
General Description
The DSC572-05 is a Crystal-less™ XAUI +
GPON clock generator. The device uses
Discera’s
proven
PureSilicon™
MEMS
technology to provide excellent jitter and
stability over a wide range of supply
voltages and temperatures. By eliminating
dependency
on
quartz,
MEMS
clock
generators significantly enhance reliability
and accelerate product development, while
meeting stringent clock performance criteria
for a variety of communications, storage,
and networking applications.
DSC572-05 has an Output Enable / Disable
feature allowing it to disable all outputs
when OE1 and OE2 are low. See the OE
table 1 for more detail.
The device is available in a 20 pin QFN.
Additional output formats are in any
combination of LVPECL, LVDS, and HCSL.
Features
Four outputs:
o
o
2 XAUI: 156.25MHz LVPECL
2 GPON: 155.25MHz LVPECL
XAUI + GPON Ready
Available Output Formats:
o
o
o
o
o
HCSL, LVPECL, or LVDS
Mixed Outputs: LVPECL/HCSL/LVDS
Ext. Industrial: -40° to 105° C
Industrial: -40° to 85° C
Ext. commercial: -20° to 70° C
Wide Temperature Range
Supply Range of 2.25 to 3.6 V
Low Power Consumption
o
o
30% lower than competing devices
Qualified to MIL-STD-883
Excellent Shock & Vibration Immunity
Block Diagram
Available Footprints: 5.0 x 3.2mm
Lead Free & RoHS Compliant
Short Lead Time: 2 Weeks
AEC-Q100 Automotive Qualified
Applications
Communications/Networking
o
o
o
o
o
Ethernet
1G, 10GBASE-T/KR/LR/SR, and FcoE
Routers and Switches
Gateways, VoIP, Wireless AP’s
Passive Optical Networks
Storage
o
SAN, NAS, SSD, JBOD
Embedded Applications
_____________________________________________________________________________________________________________________________ _________________
DSC572-05
Page 1
STM8FLASH board writing problem
I use R-link to read and write the STM8S firmware library FLASH to the board under ST Visual Develop. It runs normally on STM8/128-EVAL (STM8S207), but it does not run smoothly when running the board ...
mati1111 stm32/stm8
The development prospects of RF R&D of Shobeide
I am a university graduate and would like to work in RF R&D at Huizhou Speed Better. What are the development prospects? Thank you!...
benteng RF/Wirelessly
Show the process of WEBENCH design + basic 60W switching power supply design
As mentioned before, from the basic switching power supply, there are many chips that can be used to make 12V switching power supplies. But after using this software, I found that there seemed to be s...
accboy Analogue and Mixed Signal
【Design Tools】Xilinx uses FPGA for control and data plane video processing solutions
One of the biggest challenges facing embedded designers is defining the performance requirements of a system. The information needed to determine actual performance requirements is either unavailable ...
GONGHCU FPGA/CPLD
Who knows IPS?
Are you interested? Please leave your QQ number. I am currently working in an IPS company....
laoting Embedded System
Mainly from the perspective of M/T router after-sales, let me talk about the comparison between JNPR and other manufacturers
JUNOS: The software consists of a series of system processes running in protected memory on top of an independent operating system. The modular design prevents the entire system from failing, thereby ...
68872401 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1524  1304  2030  1208  1446  31  27  41  25  30 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号