D38999/24WG35PB datasheet, PDF

D38999/24WG35PB: DescriptionMIL Series Connector, 79 Contact(s), Aluminum Alloy, Male, Crimp Terminal, Receptacle,; CategoryThe connector The connector; File Size10MB，122 Pages; ManufacturerEsterline Technologies Corporation

Download Datasheet Parametric View All

D38999/24WG35PB Overview

MIL Series Connector, 79 Contact(s), Aluminum Alloy, Male, Crimp Terminal, Receptacle,

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Esterline Technologies Corporation
Reach Compliance Code	not_compliant
ECCN code	EAR99
Other features	STANDARD: MIL-DTL-38999, POLARIZED, COMPATIBLE CONTACT: M39029/58360
Back shell type	SOLID
Body/casing type	RECEPTACLE
Connector type	MIL SERIES CONNECTOR
Contact to complete cooperation	NOT SPECIFIED
Contact point gender	MALE
Contact material	NOT SPECIFIED
Coupling type	THREADED
DIN compliance	NO
empty shell	NO
Environmental characteristics	FLUID RESISTANT
Filter function	NO
IEC compliance	NO
MIL compliance	YES
Plug information	MULTIPLE MATING PARTS AVAILABLE
Mixed contacts	NO
Installation type	CABLE AND PANEL
Options	GENERAL PURPOSE
Shell surface	CADMIUM PLATED
Shell material	ALUMINUM ALLOY
Housing size	G
Termination type	CRIMP
Total number of contacts	79
Base Number Matches	1

8D Series

MIL-DTL-38999 Series III

I would like to ask you, 24LC01 conflicts with pcf8563, what should I do?: In principle, it should not happen, because 24LC01 is at A2, A3, while pcf8563 is at A0, A1, but now a conflict does occur. The performance is as follows: Two devices connected to an i2c bus, when rea...; zxq6 Microcontroller MCU

How disruptive is the $3 600M i.MX RT crossover processor? [Return from the press conference]: [font=微软雅黑][size=4][color=#000000]I went to NXP's press conference this morning (Conference Speech PPT:). [/color][/size][/font][font=微软雅黑][size=4][color=#000000] [/color][/size][/font] [font=微软雅黑][si...; nmg MCU

Peking University Verilog Courseware: [font=楷体_GB2312][size=3]Introduction to Digital Integrated Circuit Design – From HDL to Layout Yu Dunshan Department of Microelectronics, Peking University ?Introduction to Verilog HDL, including: – A...; lixiaohai8211 Analog electronics

[F7 Design Team Recruitment] [F7 Development Board Hero Post] --- Thinking Smart Home (Shenzhen Station): [i=s]This post was last edited by molin2050 on 2015-8-18 13:58[/i]...; molin2050 stm32/stm8

[Keysight Technologies Thanksgiving Month Essay Contest] Tips on Reducing Oscilloscope Amplitude Measurement Errors: [align=left][size=4][b]【Keysight Technologies Thanksgiving Month Essay Call】[/b][b]Small Experience in Reducing Oscilloscope Amplitude Measurement Errors[/b][/size][/align][align=left][size=3][color=#...; qditz Test/Measurement

FPGA/CPLD Engineer—Advanced Training Course: FPGA/CPLD Engineer—Advanced Training Course>>> Course Objectives: Through this training, students will not only be able to master FPGA/CPLD hardware and software design, as well as important design me...; zhangzhen Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components