935369117557 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> 935369117557

935369117557: DescriptionMultifunction Peripheral; CategoryThe embedded processor and controller Microcontrollers and processors; File Size2MB，169 Pages; ManufacturerNXP; Websitehttps://www.nxp.com

Download Datasheet Parametric View All

935369117557 Overview

Multifunction Peripheral

935369117557 Parametric

Parameter Name	Attribute value
Maker	NXP
package instruction	,
Reach Compliance Code	unknown
Base Number Matches	1

Preview

Download Datasheet

View All

NXP Semiconductors

Data Sheet: Technical Data

Document Number: IMX6SDLAEC

Rev. 9, 11/2018

MCIMX6SxAxxxxxB MCIMX6UxAxxxxxB

MCIMX6SxAxxxxxC MCIMX6UxAxxxxxC

MCIMX6SxAxxxxxD MCIMX6UxAxxxxxD

i.MX 6Solo/6DualLite

Automotive and

Infotainment

Applications Processors

Package Information

Plastic Package

BGA Case 2240 21 x 21 mm, 0.8 mm pitch

Ordering Information

See

Table 1 on page 3

Introduction

The i.MX 6Solo/6DualLite automotive and infotainment

processors represent the latest achievement in integrated

multimedia-focused products offering high-performance

processing with a high degree of functional integration.

These processors are designed considering the needs of

the growing automotive infotainment, telematics, HMI,

and display-based cluster markets.

The processors feature advanced implementation of

single/dual Arm

Cortex

-A9 core, which operates at

speeds of up to 1 GHz. They include 2D and 3D graphics

processors, 1080p video processing, and integrated

power management. Each processor provides a 32/64-bit

DDR3/DDR3L/LPDDR2-800 memory interface and a

number of other interfaces for connecting peripherals,

such as WLAN, Bluetooth

, GPS, hard drive, displays,

and camera sensors.

Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .1

1.1 Ordering Information . . . . . . . . . . . . . . . . . . . . . . . .3

1.2 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .5

1.3 Updated Signal Naming Convention . . . . . . . . . . . .9

Architectural Overview . . . . . . . . . . . . . . . . . . . . . . . . . . .10

2.1 Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . .10

Modules List . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .11

3.1 Special Signal Considerations . . . . . . . . . . . . . . . .21

3.2 Recommended Connections for Unused Analog

Interfaces . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .23

Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . .23

4.1 Chip-Level Conditions . . . . . . . . . . . . . . . . . . . . . .23

4.2 Power Supplies Requirements and Restrictions . .33

4.3 Integrated LDO Voltage Regulator Parameters . . .34

4.4 PLL’s Electrical Characteristics . . . . . . . . . . . . . . .36

4.5 On-Chip Oscillators . . . . . . . . . . . . . . . . . . . . . . . .38

4.6 I/O DC Parameters . . . . . . . . . . . . . . . . . . . . . . . . .39

4.7 I/O AC Parameters . . . . . . . . . . . . . . . . . . . . . . . . .44

4.8 Output Buffer Impedance Parameters . . . . . . . . . .49

4.9 System Modules Timing . . . . . . . . . . . . . . . . . . . . .52

4.10 General-Purpose Media Interface (GPMI) Timing .64

4.11 External Peripheral Interface Parameters . . . . . . .72

Boot Mode Configuration . . . . . . . . . . . . . . . . . . . . . . . .134

5.1 Boot Mode Configuration Pins . . . . . . . . . . . . . . .134

5.2 Boot Device Interface Allocation . . . . . . . . . . . . .135

Package Information and Contact Assignments . . . . . .136

6.1 Updated Signal Naming Convention . . . . . . . . . .136

6.2 21x21 mm Package Information. . . . . . . . . . . . . .137

Revision History . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .163

NXP Reserves the right to change the production detail specifications as may be

required to permit improvements in the design of its products

Introduction

The i.MX 6Solo/6DualLite processors are specifically useful for applications such as:

• Automotive navigation and entertainment

• Graphics rendering for Human Machine Interfaces (HMI)

• High-performance speech processing with large databases

• Audio playback

• Video processing and display

The i.MX 6Solo/6DualLite applications processors feature:

• Multilevel memory system—The multilevel memory system of each processor is based on the L1

instruction and data caches, L2 cache, and internal and external memory. The processors support

many types of external memory devices, including DDR3, DDR3L, LPDDR2, NOR Flash,

PSRAM, cellular RAM, NAND Flash (MLC and SLC), OneNAND™, and managed NAND,

including eMMC up to rev 4.4/4.41.

• Smart speed technology—The processors have power management throughout the IC that enables

the rich suite of multimedia features and peripherals to consume minimum power in both active

and various low power modes. Smart speed technology enables the designer to deliver a

feature-rich product, requiring levels of power far lower than industry expectations.

• Dynamic voltage and frequency scaling—The processors improve the power efficiency of devices

by scaling the voltage and frequency to optimize performance.

• Multimedia powerhouse—The multimedia performance of each processor is enhanced by a

multilevel cache system, NEON™ MPE (Media Processor Engine) co-processor, a multi-standard

hardware video codec, an image processing unit (IPU), a programmable smart DMA (SDMA)

controller, and an asynchronous sample rate converter.

• Powerful graphics acceleration—Each processor provides two independent, integrated graphics

processing units: an OpenGL

ES 2.0 3D graphics accelerator with a shader and a 2D graphics

accelerator.

• Interface flexibility—Each processor supports connections to a variety of interfaces: LCD

controller for up to two displays (including parallel display, HDMI1.4, MIPI display, and LVDS

display), dual CMOS sensor interface (parallel or through MIPI), high-speed USB on-the-go with

PHY, high-speed USB host with PHY, multiple expansion card ports (high-speed MMC/SDIO host

and other), 10/100/1000 Mbps Gigabit Ethernet controller two CAN ports, ESAI audio interface,

and a variety of other popular interfaces (such as UART, I

C, and I

S serial audio, and PCIe-II).

• Automotive environment support—Each processor includes interfaces, such as two CAN ports, an

MLB150/50 port, an ESAI audio interface, and an asynchronous sample rate converter for

multichannel/multisource audio.

• Advanced security—The processors deliver hardware-enabled security features that enable secure

e-commerce, digital rights management (DRM), information encryption, secure boot, and secure

software downloads. The security features are discussed in detail in the

i.MX 6Solo/6DualLite

Security Reference Manual

(IMX6DQ6SDLSRM).

• Integrated power management—The processors integrate linear regulators and internally generate

voltage levels for different domains. This significantly simplifies system power management

structure.

i.MX 6Solo/6DualLite Automotive and Infotainment Applications Processors, Rev. 9, 11/2018

NXP Semiconductors

Recommended Resources

Multifunctional emergency light maintenance circuit 03

Simple dual-channel adjustable DC power supply circuit

Photodiode circuit in silicon controlled variable frequency synchronous starter

Handheld voice changing megaphone circuit

Single-phase motor reactor tap speed regulating circuit

Tube Marantz 18 amplifier

Urgent question: When receiving an arp reply, tNetTask has a priority inversion. Why?: I sent an arp request, the target machine was able to receive and send a reply, but when I was processing the arp reply, I found that tNetTask had a priority inversion, the specific print is as follow...; snailpandy Embedded System

From 51 Beginner to Electronic Engineer (1) [Repost]: Many electronic engineers have studied deeply in a certain aspect and become experts in a special field. They start by supporting their families, then gradually make a small profit, and finally have a...; fjes 51mcu

Data acquisition and display interface circuit simulation design based on CPLD2: The system works as follows: ALE is the address latch enable signal. When the falling edge comes, the P0 port sends the lower 8-bit address to the address latch in the programmable chip CPLD/FPGA. The...; eeleader FPGA/CPLD

FreeRTOS study notes: passing the text to be printed out through task parameters: [code]#include "FreeRTOS.h" #include "task.h" #include "queue.h" #include "croutine.h" #include "bsp.h" /* ********** *************************************************** ******************************...; caizhiwei Real-time operating system RTOS

Help: Could you guys help me figure out this weird problem? Thanks!: Please advise: #define Uchar8 unsigned char Uchar8 MyRead(Uchar8 ReadId) { Uchar8 Date = 0xff; if(ReadId == 1) { //Code 1 //Code 2 //Code 3 //Date = 3; } return Date; } void Timer0() interrupt 1 using...; zjw8586 Embedded System

A filtering algorithm that is very suitable for microcontrollers (with craftsman analysis included): Craftsman's note: Today I saw a netizen post a filtering algorithm in the forum. At first I thought it was a new algorithm, but after careful analysis, I found that it was a deformation of the first-o...; qixiangyujj MCU

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components