386106602 datasheet, PDF - EEWORLD Datasheet

386106602: DescriptionBarrier Strip Terminal Block,; CategoryThe connector terminals; File Size163KB，1 Pages; ManufacturerMolex; Websitehttps://www.molex.com/molex/home; Environmental Compliance

Download Datasheet Parametric View All

386106602 Overview

Barrier Strip Terminal Block,

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Reach Compliance Code	compliant
Factory Lead Time	25 weeks 5 days
Terminal and terminal strip types	BARRIER STRIP TERMINAL BLOCK
Base Number Matches	1

busybox 1.1.0: An error occurred when cross-compiling busybox 1.1.0 with 4.4.3 /home/bsec/busybox-1.1.0/libbb/procps.c:15:22: error: asm/page.h: No such find. After searching in many places , it was found that there...; bjwang Embedded System

Last year, I completed the drawing of the 4-layer PCB board for the router (or should I say the wiring was completed). I hope you can give me some advice.: [i=s]This post was last edited by chen468859 on 2017-1-24 16:38[/i] It was my first time drawing a 4-layer board. I was confused at first glance at so many schematic diagrams and components after they...; chen468859 PCB Design

Smart Home Assistant: What I envisioned cannot be completed independently by myself and requires teamwork. I can be responsible for the peripheral hardware design....; xu__changhua DSP and ARM Processors

Ask a question about VS2005: I downloaded the code from the Internet, and when I opened it, the following error message appeared: There was a failure while initializing the Microsoft Visual SourceSafe source control provider. You...; sinoxia Embedded System

51 serial port communication (dual 51 communication), question about SM2 bit: The experiment of two-machine communication (serial port working in mode 1) was not smooth. I tried to transfer three data directly according to the routine in the textbook, but it was unsuccessful. (...; 辛昕 51mcu

After compiling Quartus II 9.1, it was found that the resource usage was 0%: I connected the signals of each module I wrote, compiled, and did layout and routing. After completion, I found that the resource utilization in the report was 0%? But I used many FIFOs in it. What is...; eeleader-mcu FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components