EEWORLDEEWORLDEEWORLD

Part Number

Search

3550LP14B0500/PB

Description
3550 MHz, CERAMIC LPF, CERAMIC PACKAGE-6
CategoryAnalog mixed-signal IC    filter   
File Size114KB,2 Pages
ManufacturerJohanson Dielectrics
Download Datasheet Parametric Compare View All

3550LP14B0500/PB Overview

3550 MHz, CERAMIC LPF, CERAMIC PACKAGE-6

3550LP14B0500/PB Parametric

Parameter NameAttribute value
MakerJohanson Dielectrics
Reach Compliance Codeunknown
ECCN codeEAR99
Other featuresREEL
average input power2 W
Center frequency or cutoff frequency (fo/fc)3550 MHz
filter typeCERAMIC LPF
high0.6 mm
Input/output impedance50 OHM
Maximum insertion loss0.55 dB
JESD-609 codee0
length1.6 mm
Manufacturer's serial number3550LP14B0500
Installation typeSURFACE MOUNT
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
physical sizeL1.6XB0.8XH0.6 (mm)/L0.063XB0.031XH0.024 (inch)
Terminal surfaceTIN LEAD
Base Number Matches1
"High Frequency Ceramic Solutions"
Preliminary
3.55 GHz Low Pass Filter
Detail Specification: 12/16/08
P/N 3550LP14B0500
Page 1 of 2
General Specifications
Part Number
Frequency (MHz)
Insertion Loss
Return Loss
Attenuation (min.)
Attenuation (min.)
3550LP14B0500
3300 - 3800
0.55 dB max.
11.7 dB min.
35 dB @ 2 x fo
25 dB @ 3 x fo
100% Tin
Tin / Lead
Suffix = "None"
Suffix = "/Pb"
Impedance
Reel Quantity
Input Power
Operating Temperature
Storage Temperature
50
4,000
2 Watts max.
-40 to +85°C
+5 to +35°C, Humidity:
45-75%RH, 12 mos. Max
Termination
Style
eg. 3550LP14B0500
eg. 3550LP14B0500/Pb
Terminal Configuration
No.
Function
GND
IN
GND
GND
OUT
GND
3
2
1
1
Mechanical Dimensions
In
L
W
T
a
b
c
g
p
0.063 ± 0.004
0.031 ± 0.004
0.024 ± 0.004
0.008 ± 0.004
0.008 +.004/-.006
0.006 ± 0.004
0.012 ± 0.004
0.020 ± 0.002
2
mm
1.60 ± 0.10
0.80 ± 0.10
0.60 ± 0.10
0.20 ± 0.10
0.20 +0.1/-0.15
0.15 ± 0.10
0.30 ± 0.10
0.50 ± 0.05
g
b
L
c
a
p
W
3
4
5
6
T
4
5
6
Mounting Considerations
Mount these devices with brown mark facing up.
*
Line width should be designed to provide 50
impedance matching characteristics, depending on PCB material and thickness.
**
DC Blocking capacitor is connected in series at each In/Out Port.
Solder Resist
0.55
Land
0.25
Through-hole (ø 0.35)
*
0.25
0.25
*
DC Blocking Capacitor
Units: mm
Johanson Technology, Inc. reserves the right to make design changes without notice.
All sales are subject to Johanson Technology, Inc. terms and conditions.
www.johansontechnology.com
4001 Calle Tecate • Camarillo, CA 93012 • TEL 805.389.1166 FAX 805.389.1821
2008 Johanson Technology, Inc. All Rights Reserved

3550LP14B0500/PB Related Products

3550LP14B0500/PB 3550LP14B0500
Description 3550 MHz, CERAMIC LPF, CERAMIC PACKAGE-6 3550 MHz, CERAMIC LPF, CERAMIC PACKAGE-6
Maker Johanson Dielectrics Johanson Dielectrics
Reach Compliance Code unknown unknown
ECCN code EAR99 EAR99
Other features REEL REEL
average input power 2 W 2 W
Center frequency or cutoff frequency (fo/fc) 3550 MHz 3550 MHz
filter type CERAMIC LPF CERAMIC LPF
high 0.6 mm 0.6 mm
Input/output impedance 50 OHM 50 OHM
Maximum insertion loss 0.55 dB 0.55 dB
JESD-609 code e0 e3
length 1.6 mm 1.6 mm
Manufacturer's serial number 3550LP14B0500 3550LP14B0500
Installation type SURFACE MOUNT SURFACE MOUNT
Maximum operating temperature 85 °C 85 °C
Minimum operating temperature -40 °C -40 °C
physical size L1.6XB0.8XH0.6 (mm)/L0.063XB0.031XH0.024 (inch) L1.6XB0.8XH0.6 (mm)/L0.063XB0.031XH0.024 (inch)
Terminal surface TIN LEAD TIN
Base Number Matches 1 1
Latest on January 6: 57 IC electronic communication positions, including brief introduction (average salary over 200,000)
More urgent positions 1.digital design, audio, familiar with the entire digital flow, familiar with mixed analog and digital modules, experience in reducing power consumption and area, Shanghai 2.dft,...
KT人才 Recruitment
Linux self-study notes (II) Linux disk partition
[align=center] [/align] [size=4]Continued from the previous article: [b]1. Linux disk partition[/b] Anyone who has used a computer knows that it is best to partition the hard disk. For example, in the...
兰博 Embedded System
The resolution of the screen is different from that of the video. How is it displayed? What is the internal mechanism? What algorithm is used? ? ?
For example, the screen resolution of a mobile phone is 800*600, and the image resolution that the rear camera can shoot is 2000*1000. How is this display process achieved? What is the internal mechan...
鹰翔寰宇不会变 FPGA/CPLD
CycloneIIIDevice Family Overview
Cyclone III device family offers a unique combination of high functionality, low power and low cost. Based on Taiwan Semiconductor Manufacturing Company (TSMC) low-power (LP) process technology, silic...
dxgsghg FPGA/CPLD
MOS tube problem
What are the differences in structure between Toshiba's MOS and Infineon's MOS?...
Ractron10 Power technology
Support all ARM chips by burning nand flash through JLINK
[i=s] This post was last edited by Kazama Ichiba on 2014-7-11 12:06 [/i] The specific operation is as shown in the figure. For other types of ARM chips, the process is the same, except that the uboot ...
风间一叶 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 362  1460  220  397  814  8  30  5  17  2 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号