EEWORLDEEWORLDEEWORLD

Part Number

Search

5962-8957002KYC

Description
1 CHANNEL LOGIC OUTPUT OPTOCOUPLER, 40Mbps, HERMETIC SEALED, CERAMIC, DIP-8
CategoryLED optoelectronic/LED    photoelectric   
File Size139KB,12 Pages
ManufacturerAVAGO
Websitehttp://www.avagotech.com/
Environmental Compliance
Download Datasheet Parametric View All

5962-8957002KYC Online Shopping

Suppliers Part Number Price MOQ In stock  
5962-8957002KYC - - View Buy Now

5962-8957002KYC Overview

1 CHANNEL LOGIC OUTPUT OPTOCOUPLER, 40Mbps, HERMETIC SEALED, CERAMIC, DIP-8

5962-8957002KYC Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
package instructionHERMETIC SEALED, CERAMIC, DIP-8
Reach Compliance Codecompliant
ECCN codeEAR99
Factory Lead Time25 weeks 5 days
Other featuresCMOS COMPATIBLE, HIGH RELIABILITY
ConfigurationSINGLE
Nominal data rate40 MBps
Maximum forward current0.01 A
Maximum insulation voltage1500 V
JESD-609 codee4
Installation featuresTHROUGH HOLE MOUNT
Number of components1
Maximum on-state current0.025 A
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Optoelectronic device typesLOGIC IC OUTPUT OPTOCOUPLER
Maximum power dissipation0.2 W
Minimum supply voltage4.75 V
Nominal supply voltage5.25 V
surface mountNO
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
Hermetically Sealed, Very High Speed,
Logic Gate Optocouplers
Data Sheet
HCPL-540X,* 5962-89570, HCPL-543X, HCPL-643X, 5962-89571
*See matrix for available extensions.
Description
These units are single and dual channel, hermetically
sealed optocouplers. The products are capable of
operation and storage over the full military temperature
range and can be purchased as either standard product
or with full MIL-PRF-38534 Class Level H or K testing or
from the appropriate DSCC Drawing. All devices are
manufactured and tested on a MIL-PRF-38534 certified
line and are included in the DSCC Qualified Manufac-
turers List, QML-38534 for Hybrid Microcircuits.
Features
• Dual marked with device part number and DSCC
standard microcircuit drawing
• Manufactured and tested on a MIL-PRF-38534
certified line
• QML-38534, Class H and K
• Three hermetically sealed package configurations
• Performance guaranteed over full military
temperature range: -55°C to +125°C
• High Speed: 40 M bit/s
• High common mode rejection 500 V/µs guaranteed
• 1500 Vdc withstand test voltage
• Active (totem pole) outputs
• Three stage output available
• High radiation immunity
• HCPL-2400/30 function compatibility
• Reliability data
• Compatible with TTL, STTL, LSTTL, and HCMOS logic
families
Truth Tables
(Positive Logic)
Multichannel Devices
Input
On (H)
Off (L)
Single Channel DIP
Input
On (H)
Off (L)
On (H)
Off (L)
Enable
L
L
H
H
Output
L
H
Z
Z
Output
L
H
Applications
Military and space
High reliability systems
Transportation, medical, and life critical systems
Isolation of high speed logic systems
Computer-peripheral interfaces
Switching power supplies
Isolated bus driver (networking applications)-
(5400/1/K only)
Pulse transformer replacement
Ground loop elimination
Harsh industrial environments
High speed disk drive I/O
Digital isolation for A/D, D/A conversion
Functional Diagram
Multiple channel devices available
V
CC
V
E
V
O
GND
The connection of a 0.1
µ
F bypass capacitor between V
CC
and GND is recommended.
CAUTION: It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage
and/or degradation which may be induced by ESD.
How is Eboot.nb0 generated?
I would like to ask you: How is eboot.nb0 generated in PB? Build current project or Makeimg? Or SYSGEN?? Thank you!...
海乐 Embedded System
Low-pass filter design program—MFB and Sallen-Key topologies
Yesterday I saw a forum friend upload a document about filters, which reminded me of a Chinese version of a TI document about low-pass filters on my hard drive...
qq849682862 Analogue and Mixed Signal
Prototyping a residential gateway using Xilinx ISE
This paper presents a residential gateway (RG) prototyping process using Xilinx Integrated Software Environment (ISE) version 6.1i. The RG was designed for broadband residential multiservices based on...
小笼包 FPGA/CPLD
Initial magnetization curve of transformer core Switching power supply principle and design (serial 51)
[b]2-1-1-2. Initial magnetization curve of transformer core[/b] Next, we will continue to analyze the magnetization process of the transformer core in detail. Figure 2-3 is a curve diagram of the inpu...
noyisi112 Power technology
【GD32F307E-START】+connected to UASRT interface power supply
There have been posts before that reflect that when performing UART testing, since the UART interface on the board does not provide power to the development board, two USB cables are required, one for...
hujj Domestic Chip Exchange
FPGA Actel A3PN010
Does anyone have any development boards or other materials that can be recommended? I have a task to do now. Urgent:)...
lylhe FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 882  1988  2674  782  2119  18  41  54  16  43 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号