74ACT11657DWR datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> 74ACT11657DWR

74ACT11657DWR: DescriptionOctal Parity Bus Transceivers 28-SOIC -40 to 85; Categorylogic logic; File Size111KB，8 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/

Stay tuned Parametric Compare

74ACT11657DWR Overview

Octal Parity Bus Transceivers 28-SOIC -40 to 85

74ACT11657DWR Parametric

Parameter Name	Attribute value
Brand Name	Texas Instruments
Is it lead-free?	Contains lead
Maker	Texas Instruments
Parts packaging code	SOIC
package instruction	0.300 INCH, PLASTIC, SOIC-28
Contacts	28
Reach Compliance Code	unknown
Other features	COMMON OUTPUT ENABLE AND DIRECTION CONTROL; PARITY GENERATION A TO B; ERROR DETECTION B TO A
series	ACT
JESD-30 code	R-PDSO-G28
length	17.9 mm
Load capacitance (CL)	50 pF
Logic integrated circuit type	BUS TRANSCEIVER
Number of digits	8
Number of functions	1
Number of ports	2
Number of terminals	28
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Output characteristics	3-STATE
Output polarity	TRUE
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
propagation delay (tpd)	9.4 ns
Certification status	Not Qualified
Maximum seat height	2.65 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
width	7.5 mm
Base Number Matches	1

74ACT11657DWR Related Products

	74ACT11657DWR	74ACT11657DW
Description	Octal Parity Bus Transceivers 28-SOIC -40 to 85	Octal Parity Bus Transceivers 28-SOIC -40 to 85
Brand Name	Texas Instruments	Texas Instruments
Is it lead-free?	Contains lead	Contains lead
Maker	Texas Instruments	Texas Instruments
Parts packaging code	SOIC	SOIC
package instruction	0.300 INCH, PLASTIC, SOIC-28	SOP,
Contacts	28	28
Reach Compliance Code	unknown	unknown
Other features	COMMON OUTPUT ENABLE AND DIRECTION CONTROL; PARITY GENERATION A TO B; ERROR DETECTION B TO A	COMMON OUTPUT ENABLE AND DIRECTION CONTROL; PARITY GENERATION A TO B; ERROR DETECTION B TO A
series	ACT	ACT
JESD-30 code	R-PDSO-G28	R-PDSO-G28
length	17.9 mm	17.9 mm
Load capacitance (CL)	50 pF	50 pF
Logic integrated circuit type	BUS TRANSCEIVER	BUS TRANSCEIVER
Number of digits	8	8
Number of functions	1	1
Number of ports	2	2
Number of terminals	28	28
Maximum operating temperature	85 °C	85 °C
Minimum operating temperature	-40 °C	-40 °C
Output characteristics	3-STATE	3-STATE
Output polarity	TRUE	TRUE
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	SOP	SOP
Package shape	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE	SMALL OUTLINE
propagation delay (tpd)	9.4 ns	9.4 ns
Certification status	Not Qualified	Not Qualified
Maximum seat height	2.65 mm	2.65 mm
Maximum supply voltage (Vsup)	5.5 V	5.5 V
Minimum supply voltage (Vsup)	4.5 V	4.5 V
Nominal supply voltage (Vsup)	5 V	5 V
surface mount	YES	YES
technology	CMOS	CMOS
Temperature level	INDUSTRIAL	INDUSTRIAL
Terminal form	GULL WING	GULL WING
Terminal pitch	1.27 mm	1.27 mm
Terminal location	DUAL	DUAL
width	7.5 mm	7.5 mm
Base Number Matches	1	1

Recommended Resources

OM388B type circuit

Thermistor overload protection circuit

Bipolar DC and DC voltage stabilizing converter circuit diagram composed of NE555

M51971L steady speed control circuit

LM300H integrated voltage regulator constitutes one of the 5V regulated power supplies

Principle block diagram of TX-KAl01 IGBT driver

Netizens are porting mpy to Nucleo-32: [img=457,344]https://forum.micropython.org/download/file.php?id=698[/img][size=14px][url=https://forum.micropython.org/viewtopic.php?t=5566&p=32261]https://forum.micropython.org/viewtopic.php?t=5566&p...; dcexpert MicroPython Open Source section

LOTO arbitrary waveform generator SIG82 simulates the output of relay energization and disconnection signal waveforms for algorithm debugging: LOTO arbitrary waveform generator SIG82 simulates the output of relay energization and disconnection signal waveforms for algorithm debuggingThe current change process when the relay is energized is a...; LOTO2018 Test/Measurement

Ask an asynchronous question: [table][tr][td]Clocks CLKA and CLKB, can a signal (en) be manipulated in this way: When a certain condition (A) is detected under clock CLKA, en is set to "1"; Then, when clock CLKB detects that en is...; eeleader FPGA/CPLD

Date in spring - let the flowers bloom: Spring is bright and beautiful, with bright sunshine everywhere, colorful flowers everywhere, melodious birdsong and insect chirping everywhere, and intoxicating fragrance everywhere. This is a green ...; 刘志霞 Talking

After reading the list of components for this year's national competition, what are your thoughts on the competition topic?: I feel like I don't quite understand the list. Are the instrumentation products focused on high frequencies? At least 100M?...; 18811707971 Electronics Design Contest

I have a question about the 2440SPI driver.: Hello everyone: I have been working on SPI driver these days. There is a transmit data register and a read data register in the SPI register of 2440. I would like to ask, both registers are 8 bits. Qu...; lutcn Embedded System

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components