EEWORLDEEWORLDEEWORLD

Part Number

Search

MC10135L

Description
Dual J-K Master-Slave Flip-Flop
Categorylogic    logic   
File Size73KB,5 Pages
ManufacturerMotorola ( NXP )
Websitehttps://www.nxp.com
Download Datasheet Parametric Compare View All

MC10135L Overview

Dual J-K Master-Slave Flip-Flop

MC10135L Parametric

Parameter NameAttribute value
MakerMotorola ( NXP )
Parts packaging codeDIP
package instructionDIP, DIP16,.3
Contacts16
Reach Compliance Codeunknow
Other featuresWITH INDIVIDUAL SET AND RESET INPUTS
series10K
JESD-30 codeR-GDIP-T16
JESD-609 codee0
length19.495 mm
Logic integrated circuit typeJBAR-KBAR FLIP-FLOP
Maximum Frequency@Nom-Su5200000 Hz
Number of digits2
Number of functions1
Number of terminals16
Maximum operating temperature85 °C
Minimum operating temperature-30 °C
Output characteristicsOPEN-EMITTER
Output polarityCOMPLEMENTARY
Package body materialCERAMIC, GLASS-SEALED
encapsulated codeDIP
Encapsulate equivalent codeDIP16,.3
Package shapeRECTANGULAR
Package formIN-LINE
power supply-5.2 V
Maximum supply current (ICC)75 mA
propagation delay (tpd)4.6 ns
Certification statusNot Qualified
Maximum seat height5.08 mm
surface mountNO
technologyECL
Temperature levelOTHER
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Trigger typePOSITIVE EDGE
width7.62 mm
minfmax125 MHz
MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
Dual J-K Master-Slave
Flip-Flop
The MC10135 is a dual master–slave dc coupled J–K flip–flop. Asynchro–
nous set (S) and reset (R) are provided. The set and reset inputs override the
clock.
A common clock is provided with separate J–K inputs. When the clock is
static, the J–K inputs do not effect the output.
The output states of the flip–flop change on the positive transition of the
clock.
MC10135
L SUFFIX
CERAMIC PACKAGE
CASE 620–10
P SUFFIX
PLASTIC PACKAGE
CASE 648–08
FN SUFFIX
PLCC
CASE 775–02
PD
fTog
tpd
tr, tf
= 280 mW typ/pkg (No Load)
= 140 MHz typ
= 3.0 ns typ
= 2.5 ns typ (20%–80%)
LOGIC DIAGRAM
VCC1
Q1
J1 7
K1 6
R1 4
C 9
S2 12
J2 10
K2 11
R2 13
Q2
Q2
15
14
Q1
Q1
2
DIP
PIN ASSIGNMENT
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
VCC2
Q2
Q2
R2
S2
K2
J2
C
S1 5
Q1
3
R1
VCC1 = PIN 1
VCC2 = PIN 16
VEE = PIN 8
S1
K1
J1
VEE
R–S TRUTH TABLE
R
L
L
H
H
S
L
H
L
H
Qn+1
Qn
H
L
N.D.
CLOCK J–K TRUTH TABLE*
J
L
H
L
H
K
L
L
H
H
Qn+1
Qn
L
H
Qn
Pin assignment is for Dual–in–Line Package.
For PLCC pin assignment, see the Pin Conversion
Tables on page 6–11 of the Motorola MECL Data
Book (DL122/D).
N.D. = Not Defined
* Output states change on positive
transition of clock for J–K input
condition present.
3/93
©
Motorola, Inc. 1996
3–22
REV 5

MC10135L Related Products

MC10135L MC10135P
Description Dual J-K Master-Slave Flip-Flop Dual J-K Master-Slave Flip-Flop
Maker Motorola ( NXP ) Motorola ( NXP )
Parts packaging code DIP DIP
package instruction DIP, DIP16,.3 DIP, DIP16,.3
Contacts 16 16
Reach Compliance Code unknow unknow
Other features WITH INDIVIDUAL SET AND RESET INPUTS WITH INDIVIDUAL SET AND RESET INPUTS
series 10K 10K
JESD-30 code R-GDIP-T16 R-PDIP-T16
JESD-609 code e0 e0
length 19.495 mm 19.175 mm
Logic integrated circuit type JBAR-KBAR FLIP-FLOP JBAR-KBAR FLIP-FLOP
Maximum Frequency@Nom-Su 5200000 Hz 5200000 Hz
Number of digits 2 2
Number of functions 1 1
Number of terminals 16 16
Maximum operating temperature 85 °C 85 °C
Minimum operating temperature -30 °C -30 °C
Output characteristics OPEN-EMITTER OPEN-EMITTER
Output polarity COMPLEMENTARY COMPLEMENTARY
Package body material CERAMIC, GLASS-SEALED PLASTIC/EPOXY
encapsulated code DIP DIP
Encapsulate equivalent code DIP16,.3 DIP16,.3
Package shape RECTANGULAR RECTANGULAR
Package form IN-LINE IN-LINE
power supply -5.2 V -5.2 V
Maximum supply current (ICC) 75 mA 75 mA
propagation delay (tpd) 4.6 ns 4.6 ns
Certification status Not Qualified Not Qualified
Maximum seat height 5.08 mm 4.44 mm
surface mount NO NO
technology ECL ECL
Temperature level OTHER OTHER
Terminal surface Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb)
Terminal form THROUGH-HOLE THROUGH-HOLE
Terminal pitch 2.54 mm 2.54 mm
Terminal location DUAL DUAL
Trigger type POSITIVE EDGE POSITIVE EDGE
width 7.62 mm 7.62 mm
minfmax 125 MHz 125 MHz

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2134  1663  948  304  2347  43  34  20  7  48 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号