FUJITSU SEMICONDUCTOR
DATA SHEET
DS05-20841-4E
FLASH MEMORY
CMOS
8M (1M
×
8/512K
×
16) BIT
MBM29F800TA
-55/-70/-90
/MBM29F800BA
-55/-70/-90
s
FEATURES
• Single 5.0 V read, write, and erase
Minimizes system level power requirements
• Compatible with JEDEC-standard commands
Uses same software commands as E
2
PROMs
• Compatible with JEDEC-standard world-wide pinouts
48-pin TSOP(I) (Package suffix: PFTN – Normal Bend Type, PFTR – Reversed Bend Type)
44-pin SOP (Package suffix: PF)
• Minimum 100,000 write/erase cycles
• High performance
55 ns maximum access time
• Sector erase architecture
One 16K byte, two 8K bytes, one 32K byte, and fifteen 64K bytes.
Any combination of sectors can be concurrently erased. Also supports full chip erase.
• Boot Code Sector Architecture
T = Top sector
B = Bottom sector
• Embedded Erase
TM
Algorithms
Automatically pre-programs and erases the chip or any sector
• Embedded Program
TM
Algorithms
Automatically writes and verifies data at specified address
• Data Polling and Toggle Bit feature for detection of program or erase cycle completion
• Ready/Busy output (RY/BY)
Hardware method for detection of program or erase cycle completion
• Low Vcc write inhibit
≤
3.2 V
• Erase Suspend/Resume
Suspends the erase operation to allow a read data in another sector within the same device
• Hardware RESET pin
Resets internal state machine to the read mode
• Sector protection
Hardware method disables any combination of sectors from write or erase operations
• Temporary sector unprotection
Temporary sector unprotection via the RESET pin.
Embedded Erase
TM
and Embedded Program
TM
are trademarks of Advanced Micro Devices, Inc.
MBM29F800TA
-55/-70/-90
/MBM29F800BA
-55/-70/-90
s
GENERAL DESCRIPTION
The MBM29F800TA/BA is a 8M-bit, 5.0 V-only Flash memory organized as 1M bytes of 8 bits each or 512K
words of 16 bits each. The MBM29F800TA/BA is offered in a 48-pin TSOP(I) and 44-pin SOP packages. This
device is designed to be programmed in-system with the standard system 5.0 V V
CC
supply. 12.0 V V
PP
is not
required for write or erase operations. The devices can also be reprogrammed in standard EPROM programmers.
The standard MBM29LV800TA/BA offers access times 55 ns and 90 ns, allowing operation of high-speed
microprocessors without wait states. To eliminate bus contention the device has separate chip enable (CE), write
enable (WE), and output enable (OE) controls.
The MBM29F800TA/BA is pin and command set compatible with JEDEC standard E
2
PROMs. Commands are
written to the command register using standard microprocessor write timings. Register contents serve as input
to an internal state-machine which controls the erase and programming circuitry. Write cycles also internally
latch addresses and data needed for the programming and erase operations. Reading data out of the devices
is similar to reading from12.0 V Flash or EPROM devices.
The MBM29F800TA/BA is programmed by executing the program command sequence. This will invoke the
Embedded Program Algorithm which is an internal algorithm that automatically times the program pulse widths
and verifies proper cell margin. Typically, each sector can be programmed and verified in less than 0.5 seconds.
Erase is accomplished by executing the erase command sequence. This will invoke the Embedded Erase
Algorithm which is an internal algorithm that automatically preprograms the array if it is not already programmed
before executing the erase operation. During erase, the device automatically times the erase pulse widths and
verifies proper cell margin.
Any individual sector is typically erased and verified in 1.0 second (if already completely preprogrammed.).
The devices also features a sector erase architecture. The sector mode allows each sector to be erased and
reprogrammed without affecting other sectors. The MBM29F800TA/BA is erased when shipped from the factory.
The devices features single 5.0 V power supply operation for both read and write functions. Internally generated
and regulated voltages are provided for the program and erase operations. A low V
CC
detector automatically
inhibits write operations on the loss of power. The end of program or erase is detected by Data Polling of DQ
7
,
by the Toggle Bit feature on DQ
6
, or the RY/BY output pin. Once the end of a program or erase cycle has been
completed, the device internally resets to the read mode.
Fujitsu’s Flash technology combines years of EPROM and E
2
PROM experience to produce the highest levels
of quality, reliability, and cost effectiveness. The MBM29F800TA/BA memory electrically erase the entire chip or
all bits within a sector simultaneously via Fowler-Nordhiem tunneling. The bytes/words are programmed one
byte/word at a time using the EPROM programming mechanism of hot electron injection.
3
MBM29F800TA
-55/-70/-90
/MBM29F800BA
-55/-70/-90
s
FLEXIBLE SECTOR-ERASE ARCHITECTURE
• One 16K byte, two 8K bytes, one 32K byte, and fifteen 64K bytes.
• Individual-sector, multiple-sector, or bulk-erase capability.
• Individual or multiple-sector protection is user definable.
(×8)
FFFFFH
16K byte
8K byte
F9FFFH
8K byte
F7FFFH
32K byte
64K byte
(×16)
7FFFFH
64K byte
64K byte
7CFFFH
64K byte
7BFFFH
64K byte
64K byte
(×8)
(×16)
FFFFFH 7FFFFH
EFFFFH 77FFFH
DFFFFH 6FFFFH
CFFFFH 67FFFH
BFFFFH 5FFFFH
AFFFFH 57FFFH
64K byte
9FFFFH 4FFFFH
64K byte
8FFFFH 47FFFH
64K byte
7FFFFH 3FFFFH
64K byte
6FFFFH 37FFFH
64K byte
5FFFFH 2FFFFH
64K byte
4FFFFH 27FFFH
64K byte
3FFFFH 1FFFFH
64K byte
2FFFFH 17FFFH
64K byte
1FFFFH 0FFFFH
64K byte
0FFFFH 07FFFH
32K byte
07FFFH
8K byte
05FFFH
8K byte
03FFFH
16K byte
00000H
MBM29F800BA Sector Architecture
03FFFH
02FFFH
01FFFH
00000H
FBFFFH 7DFFFH
EFFFFH 77FFFH
DFFFFH 6FFFFH
64K byte
CFFFFH 67FFFH
64K byte
BFFFFH 5FFFFH
64K byte
AFFFFH 57FFFH
64K byte
9FFFFH
64K byte
8FFFFH
64K byte
7FFFFH
64K byte
6FFFFH
64K byte
5FFFFH
64K byte
4FFFFH
64K byte
3FFFFH
64K byte
2FFFFH
64K byte
1FFFFH
64K byte
0FFFFH
64K byte
00000H
MBM29F800TA Sector Architecture
00000H
07FFFH
0FFFFH
17FFFH
1FFFFH
27FFFH
2FFFFH
37FFFH
3FFFFH
47FFFH
4FFFFH
4