380103M080A062 datasheet, PDF - EEWORLD Datasheet

380103M080A062: DescriptionAluminum Electrolytic Capacitor, Polarized, Aluminum (wet), 80V, 20% +Tol, 20% -Tol, 10000uF, Through Hole Mount, RADIAL LEADED; CategoryPassive components capacitor; File Size624KB，6 Pages; ManufacturerCDE [ CORNELL DUBILIER ELECTRONICS ]; Environmental Compliance

Download Datasheet Parametric View All

380103M080A062 Overview

Aluminum Electrolytic Capacitor, Polarized, Aluminum (wet), 80V, 20% +Tol, 20% -Tol, 10000uF, Through Hole Mount, RADIAL LEADED

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	CDE [ CORNELL DUBILIER ELECTRONICS ]
package instruction	,
Reach Compliance Code	compliant
ECCN code	EAR99
capacitance	10000 µF
Capacitor type	ALUMINUM ELECTROLYTIC CAPACITOR
diameter	35 mm
dielectric materials	ALUMINUM (WET)
ESR	25 mΩ
JESD-609 code	e3
leakage current	2.683281 mA
length	60 mm
Manufacturer's serial number	380
Installation features	THROUGH HOLE MOUNT
negative tolerance	20%
Number of terminals	2
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package shape	CYLINDRICAL PACKAGE
Package form	Radial
polarity	POLARIZED
positive tolerance	20%
Rated (DC) voltage (URdc)	80 V
ripple current	7000 mA
series	380
surface mount	NO
Terminal surface	Tin (Sn)
Terminal pitch	10 mm
Terminal shape	SNAP-IN
Base Number Matches	1

Kewei PLC chipset development example (VIII): Actual combat! In the last lecture, we learned about the IO port allocation of EASY-M0806R and the pins of various LEDs. Now we will start to write our driver code step by step~ The first is the INIT_...; 断琴残风 MCU

uC/OS II Learning "Two" - uC/OS II Kernel Complete Analysis of Idle Task Establishment: Last time we talked about the creation of idle tasks: OSTaskCreate(OSTaskIdle, (void *)0, OSTaskIdleStk[0], OS_IDLE_PRIO); // Create an idle task The creation of the idle task is completed by calling ...; 416561760 Embedded System

Ask about the ALTERA DDR controller local_rdata_valid signal problem: I use stratix II to control the read and write of DDR2. I found that the local_rdata_valid signal is very strange. The read and write data captured by signalTap are all correct, but the local_rdata_va...; eeleader-mcu FPGA/CPLD

JK trigger to form 3-frequency division circuit: The trigger in EWB is a little different from the one in the book...; 笨阿Q FPGA/CPLD

CC2640R2F ADC: There are many ADC subroutines for CC2640. Now I provide a self-written ADC subroutine, which has been verified by many people and can be used.The subroutine is as follows: #include "AppAdc.h"#include...; fish001 Wireless Connectivity

Construction of I2s verification system based on NiosII: I want to design an I2s Controller to output parallel audio data in I2s format to WM8731 for playback and collect audio data for storage. Now the code for the main sending mode of I2s has been written...; hgdai FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components