EEWORLDEEWORLDEEWORLD

Part Number

Search

5962R9579001VEC

Description
Multiplexer, HC/UH Series, 2-Func, 4 Line Input, 1 Line Output, True Output, CMOS, CDIP16
Categorylogic    logic   
File Size236KB,10 Pages
ManufacturerHarris
Websitehttp://www.harris.com/
Download Datasheet Parametric View All

5962R9579001VEC Overview

Multiplexer, HC/UH Series, 2-Func, 4 Line Input, 1 Line Output, True Output, CMOS, CDIP16

5962R9579001VEC Parametric

Parameter NameAttribute value
package instruction,
Reach Compliance Codeunknown
seriesHC/UH
JESD-30 codeR-CDIP-T16
JESD-609 codee4
Load capacitance (CL)50 pF
Logic integrated circuit typeMULTIPLEXER
Number of functions2
Number of entries4
Output times1
Number of terminals16
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Output characteristics3-STATE
Output polarityTRUE
Package body materialCERAMIC, METAL-SEALED COFIRED
Package shapeRECTANGULAR
Package formIN-LINE
propagation delay (tpd)31 ns
Certification statusNot Qualified
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelMILITARY
Terminal surfaceGOLD
Terminal formTHROUGH-HOLE
Terminal locationDUAL
total dose100k Rad(Si) V
Base Number Matches1
DVD capacity problem
Does anyone know what the capacity of single-sided double-layer and double-sided single-layer DVDs is?...
fangzheng Integrated technical exchanges
mgtt_o.dll error under WINCE
Please help me: I am compiling the wince kernel and downloading it to the board. Sometimes the system boots up normally, but sometimes all Chinese characters are gone, and sometimes only some Chinese ...
xheshui Embedded System
28335 How to write a delay function?
How do you write a random delay function in DSP? Do you use a timer or software? Can you share it?...
小营七郎 Microcontroller MCU
*** Paid help ***
FPGA high-speed data acquisition channels: 64 channels Acquisition speed: 10MHz per channel Requirements: 1. Provide schematic diagram and program Contact: qq 54204610...
qinshaop668 FPGA/CPLD
Cadence's second quarter revenue is $329 million
On July 23, 2008, Cadence released its second quarter financial report, which was only 329 million US dollars. Compared with the 391 million US dollars in the second quarter of 2007, it is much less i...
洁白如煤 FPGA/CPLD
How to use directshow in EVC? Does anyone have detailed steps?
I want an example of using directshow in EVC! It would be best if it is source code, as long as directshow is used! Thank you all...
pl2005t Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2151  2201  1813  1191  1212  44  45  37  24  25 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号