EEWORLDEEWORLDEEWORLD

Part Number

Search

71V67703S75PF8

Description
Cache SRAM, 256KX36, 7.5ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM, PLASTIC, TQFP-100
Categorystorage    storage   
File Size975KB,23 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric View All

71V67703S75PF8 Overview

Cache SRAM, 256KX36, 7.5ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM, PLASTIC, TQFP-100

71V67703S75PF8 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerIDT (Integrated Device Technology)
Parts packaging codeQFP
package instruction14 X 20 MM, 1.40 MM, PLASTIC, TQFP-100
Contacts100
Reach Compliance Codenot_compliant
ECCN code3A991
Maximum access time7.5 ns
Other featuresFLOW-THROUGH ARCHITECTURE
Maximum clock frequency (fCLK)117 MHz
I/O typeCOMMON
JESD-30 codeR-PQFP-G100
JESD-609 codee0
length20 mm
memory density9437184 bit
Memory IC TypeCACHE SRAM
memory width36
Humidity sensitivity level3
Number of functions1
Number of terminals100
word count262144 words
character code256000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize256KX36
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeLQFP
Encapsulate equivalent codeQFP100,.63X.87
Package shapeRECTANGULAR
Package formFLATPACK, LOW PROFILE
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)240
power supply3.3 V
Certification statusNot Qualified
Maximum seat height1.6 mm
Maximum standby current0.05 A
Minimum standby current3.14 V
Maximum slew rate0.265 mA
Maximum supply voltage (Vsup)3.465 V
Minimum supply voltage (Vsup)3.135 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn85Pb15)
Terminal formGULL WING
Terminal pitch0.65 mm
Terminal locationQUAD
Maximum time at peak reflow temperature20
width14 mm
Base Number Matches1
256K X 36, 512K X 18
IDT71V67703
3.3V Synchronous SRAMs
IDT71V67903
3.3V I/O, Burst Counter
Flow-Through Outputs, Single Cycle Deselect
Features
x
x
x
x
x
x
x
x
256K x 36, 512K x 18 memory configurations
Supports fast access times:
– 7.5ns up to 117MHz clock frequency
– 8.0ns up to 100MHz clock frequency
– 8.5ns up to 87MHz clock frequency
LBO
input selects interleaved or linear burst mode
Self-timed write cycle with global write control (GW byte write
GW),
GW
enable (BWE and byte writes (BW
BWE),
BWx)
BWE
BW
3.3V core power supply
Power down controlled by ZZ input
3.3V I/O supply (V
DDQ
)
Packaged in a JEDEC Standard 100-pin thin plastic quad
flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch ball
grid array (fBGA).
Description
The IDT71V67703/7903 are high-speed SRAMs organized as
256K x 36/512K x 18. The IDT71V67703/7903 SRAMs contain write,
data, address and control registers. There are no registers in the data
output path (flow-through architecture). Internal logic allows the SRAM to
generate a self-timed write based upon a decision which can be left until
the end of the write cycle.
The burst mode feature offers the highest level of performance to the
system designer, as the IDT71V67703/7903 can provide four cycles of
data for a single address presented to the SRAM. An internal burst address
counter accepts the first cycle address from the processor, initiating the
access sequence. The first cycle of output data will flow-through from the
array after a clock-to-data access time delay from the rising clock edge of
the same cycle. If burst mode operation is selected (ADV=LOW), the
subsequent three cycles of output data will be available to the user on the
next three rising clock edges. The order of these three addresses are
defined by the internal burst counter and the
LBO
input pin.
The IDT71V67703/7903 SRAMs utilize IDT’s latest high-performance
CMOS process and are packaged in a JEDEC standard 14mm x 20mm
100-pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array
(BGA) and a 165 fine pitch ball grid array (fBGA).
Pin Description Summary
A
0
-A
18
Address Inputs
Chip Enable
Chip Selects
Output Enable
Global Write Enable
Byte Write Enable
Individual Byte Write Selects
Clock
Burst Address Advance
Address Status (Cache Controller)
Address Status (Processor)
Linear / Interleaved Burst Order
Sleep Mode
Data Input / Output
Core Power, I/O Power
Ground
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
I/O
Supply
Supply
Synchronous
Synchronous
Synchronous
Asynchronous
Synchronous
Synchronous
Synchronous
N/A
Synchronous
Synchronous
Synchronous
DC
Asynchronous
Synchronous
N/A
N/A
5309 tbl 01
CE
CS
0
,
CS
1
OE
GW
BWE
BW
1
,
BW
2
,
BW
3
,
BW
4
(1)
CLK
ADV
ADSC
ADSP
LBO
ZZ
I/O
0
-I/O
31
, I/O
P1
-I/O
P4
V
DD
, V
DDQ
V
SS
NOTE:
1.
BW
3
and
BW
4
are not applicable for the IDT71V67903.
DECEMBER 2003
1
©2002 Integrated Device Technology, Inc.
DSC-5309/05
MSP430(F5529) UCS configuration explanation
[i=s] This post was last edited by Ba Bo Er Ben on 2018-3-21 08:27 [/i] [p=26, null, left][color=rgb(79, 79, 79)][font="][size=4] The UCS of the MSP430F5XX/MSP430F6XX series devices contains five cloc...
灞波儿奔 Microcontroller MCU
I want to study English well during the summer vacation. Where do you usually study?
The school started summer vacation yesterday. I am a computer science major, studying programming, but my English foundation is relatively poor. I feel dizzy when I look at the code. But I like progra...
zhanglu231123 TI Technology Forum
Share some useful optimization methods for DSP programming
[size=4]Generally speaking, pointers are more flexible and concise, while arrays are more intuitive and easy to understand. For most compilers, pointers generate shorter code and more efficient execut...
Jacktang DSP and ARM Processors
Looking to buy R5f21336cnfp or R5f21336cdfp
I have consulted the supplier of Renesas R5f21336cdfp or R5f21336cnfp these days, but they are out of stock. I don't know which colleague can help me. I need 1,000 emergency supplies. Contact number: ...
13560380305 Renesas Electronics MCUs
Inverter Principles and Design Principles
An electric power inverter is a convenient power converter that can convert DC12V direct current into AC220V alternating current, the same as the mains power, for use in general electrical appliances....
clgmt Energy Infrastructure?
Basic rules for implementing function table diagram conversion and precautions for drawing function table diagrams
1. Basic rules for the implementation of function chart conversion (1) Conditions for conversion implementation In function charts, the progress of the active state of a step is completed by the imple...
eeleader Industrial Control Electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1468  793  1302  1154  903  30  16  27  24  19 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号