EEWORLDEEWORLDEEWORLD

Part Number

Search

70V658S10BFG

Description
CABGA-208, Tray
Categorystorage    storage   
File Size407KB,25 Pages
ManufacturerIDT (Integrated Device Technology)
Environmental Compliance
Download Datasheet Parametric View All

70V658S10BFG Online Shopping

Suppliers Part Number Price MOQ In stock  
70V658S10BFG - - View Buy Now

70V658S10BFG Overview

CABGA-208, Tray

70V658S10BFG Parametric

Parameter NameAttribute value
Brand NameIntegrated Device Technology
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerIDT (Integrated Device Technology)
Parts packaging codeCABGA
package instructionTFBGA, BGA208,17X17,32
Contacts208
Manufacturer packaging codeBFG208
Reach Compliance Codecompliant
ECCN code3A991.B.2.A
Samacsys DescriptionCHIP ARRAY BGA 15.0 X 15.0 MM X 0.8 MM P
Maximum access time10 ns
I/O typeCOMMON
JESD-30 codeS-PBGA-B208
JESD-609 codee1
length15 mm
memory density2359296 bit
Memory IC TypeDUAL-PORT SRAM
memory width36
Humidity sensitivity level3
Number of functions1
Number of ports2
Number of terminals208
word count65536 words
character code64000
Operating modeASYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize64KX36
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeTFBGA
Encapsulate equivalent codeBGA208,17X17,32
Package shapeSQUARE
Package formGRID ARRAY, THIN PROFILE, FINE PITCH
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)260
power supply2.5/3.3,3.3 V
Certification statusNot Qualified
Maximum seat height1.2 mm
Maximum standby current0.015 A
Minimum standby current3.15 V
Maximum slew rate0.5 mA
Maximum supply voltage (Vsup)3.45 V
Minimum supply voltage (Vsup)3.15 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Silver/Copper (Sn/Ag/Cu)
Terminal formBALL
Terminal pitch0.8 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperature30
width15 mm
Base Number Matches1
IDT70V659/58/57S
HIGH-SPEED 3.3V
128/64/32K x 36
ASYNCHRONOUS DUAL-PORT
STATIC RAM
LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 2018
Features
True Dual-Port memory cells which allow simultaneous
access of the same memory location
High-speed access
– Commercial: 10/12/15ns (max.)
– Industrial: 12/15ns (max.)
Dual chip enables allow for depth expansion without
external logic
IDT70V659/58/57 easily expands data bus width to 72 bits
or more using the Master/Slave select when cascading
more than one device
M/S = V
IH
for
BUSY
output flag on Master,
M/S = V
IL
for
BUSY
input on Slave
Busy and Interrupt Flags
On-chip port arbitration logic
Full on-chip hardware support of semaphore signaling
between ports
Fully asynchronous operation from either port
Separate byte controls for multiplexed bus and bus
matching compatibility
Supports JTAG features compliant to IEEE 1149.1
LVTTL-compatible, single 3.3V (±150mV) power supply for
core
LVTTL-compatible, selectable 3.3V (±150mV)/2.5V (±100mV)
power supply for I/Os and control signals on each port
Available in a 208-pin Plastic Quad Flatpack, 208-ball fine
pitch Ball Grid Array, and 256-ball Ball Grid Array
Industrial temperature range (–40°C to +85°C) is available
for selected speeds
Green parts available, see ordering information
BE
3R
BE
2R
BE
1R
BE
0R
Functional Block Diagram
BE
3L
BE
2L
BE
1L
BE
0L
R/
W
L
CE
0L
CE
1L
B
E
0
L
B
E
1
L
B
E
2
L
B
E
3
L
B BBB
E EEE
3 21 0
R RRR
R/
W
R
CE
0R
CE
1R
OE
L
Dout0-8_L
Dout0-8_R
Dout9-17_L
Dout9-17_R
Dout18-26_L Dout18-26_R
Dout27-35_L Dout27-35_R
OE
R
128/64/32K x 36
MEMORY
ARRAY
I/O
0L-
I/O
35L
Di n_L
Di n_R
I/O
0R -
I/O
35R
A
16 L(1)
A
0L
Address
Decoder
ADDR_L
ADDR_R
Address
Decoder
A
16R(1)
A
0R
CE
0L
CE
1L
OE
L
R/W
L
BUSY
L(2,3)
SEM
L
INT
L(3)
ARBITRATION
INTERRUPT
SEMAPHORE
LOGIC
OE
R
R/W
R
CE
0R
CE
1R
M/S
BUSY
R(2,3)
SEM
R
INT
R(3)
TDI
TDO
JTAG
TMS
TCK
TRST
4869 drw 01
NOTES:
1. A
16
is a NC for IDT70V658. Also, Addresses A
16
and A
15
are NC's for IDT70V657.
2.
BUSY
is an input as a Slave (M/S=V
IL
) and an output when it is a Master (M/S=V
IH
).
3.
BUSY
and
INT
are non-tri-state totem-pole outputs (push-pull).
JUNE 2018
DSC-4869/8
1
©2018 Integrated Device Technology, Inc.
The project needs to be exposed to Renesas chips
I was given a developed board to familiarize myself with and use an oscilloscope to test the IO, but there is no separate IO or interface on the board, but both require the driver of the previous chip...
#sudoroot Renesas Electronics MCUs
【Help】8279 keyboard display circuit
[i=s] This post was last edited by paulhyde on 2014-9-15 09:31 [/i] 8279 keyboard display circuit, is there a circuit diagram I can refer to? Thanks! [[i] This post was last edited by open82977352 on ...
黑脸 Electronics Design Contest
【Sipeed LicheeRV 86 Panel Review】 8- Review Summary
After more than a month of hard work, I finally completed the evaluation task of the RV86 development board. This evaluation focused on the development of the application layer, and did not do any und...
manhuami2007 Domestic Chip Exchange
What kind of industrial control are you doing? Which industry? What application?
Please leave your contact information...
zlp520 Embedded System
1. In the MSP430FR2633-CAPTIVATE-BSWP example program, where is the function for reading the capacitance data of the cap pin?
Recently, I debugged a serial communication function in a project. When the project was normal (PieCtrlRegs.PIEIER9.bit.INTx3 = 0; everything was normal), enabling the SCIB receive interrupt (PieCtrlR...
huafeng Microcontroller MCU
Thanks for your help: I want to add the following code to change the size of the form, and display pictures and scroll text, where should I add it and how to add it
Thanks for your help: I want to add the following code to change the size of the form, and display pictures and scroll text, where should I add it, how to add #include "stdafx.h" #include #include #in...
sblly Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1071  103  2312  2206  2398  22  3  47  45  49 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号