54FCT240LB datasheet, PDF - EEWORLD Datasheet

54FCT240LB: DescriptionLCC-20, Tube; Categorylogic logic; File Size395KB，8 Pages; ManufacturerIDT (Integrated Device Technology)

Download Datasheet Parametric View All

54FCT240LB Overview

LCC-20, Tube

Parameter Name	Attribute value
Brand Name	Integrated Device Technology
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	IDT (Integrated Device Technology)
Parts packaging code	LCC
package instruction	LCC-20
Contacts	20
Manufacturer packaging code	LC20
Reach Compliance Code	not_compliant
Other features	IOH = 0.3MA @ VOH = 4.3V; IOL = 0.3MA @ VOL = 0.2V
Control type	ENABLE LOW
series	FCT
JESD-30 code	S-CQCC-N20
JESD-609 code	e0
length	8.89 mm
Load capacitance (CL)	50 pF
Logic integrated circuit type	BUS DRIVER
MaximumI(ol)	0.048 A
Humidity sensitivity level	1
Number of digits	4
Number of functions	2
Number of ports	2
Number of terminals	20
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Output characteristics	3-STATE
Output polarity	INVERTED
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	QCCN
Encapsulate equivalent code	LCC20,.35SQ
Package shape	SQUARE
Package form	CHIP CARRIER
Peak Reflow Temperature (Celsius)	240
power supply	5 V
Prop。Delay @ Nom-Sup	9 ns
propagation delay (tpd)	9 ns
Certification status	Not Qualified
Filter level	MIL-STD-883 Class B
Maximum seat height	2.54 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	NO LEAD
Terminal pitch	1.27 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED
width	8.89 mm
Base Number Matches	1

Advanced Programming Exercises in Unix Environment: Appendix A Function Prototypes 497 Appendix B Other Source Code 512 Appendix C Exercise Answers 518...; 謃塰 Linux and Android

Show the process of WEBENCH design + clock signal: Today we will design three clock signals that can be used as the clock source of FPGA. Let's see the design power of WENCH. 1. Design three signal outputs: 300M, 150M, and 100M.2. There are still many...; billjing Analogue and Mixed Signal

APWM: For the module in ECAP that generates APWM, from which GPIO port does the capture pulse come?...; lzx_18570633112 DSP and ARM Processors

2018, a new era for electronic license plates: [align=left][/align][align=left][/align][align=left][b][b]A small RFID chip will give cars a "second-generation ID card" - an electronic license plate, which can accurately identify the vehicle's iden...; eric_wang Automotive Electronics

Dark start and cold start problems of cold cathode UV lamps: [color=#666666][font=微软雅黑][size=16px]I want to start the machine instantly when it is powered on, without any delay. Currently, some machines have a delay of 20 seconds, which is too long. I hope some...; 18015858399 Automotive Electronics

Can college students solve this year's college electronic competition?: [i=s]This post was last edited by paulhyde on 2014-9-15 09:38[/i] I looked at it for a long time. It is unimaginable that I can finish it in 3 days and 3 nights. I have 3 years of R&D experience, and ...; zhuxl Electronics Design Contest

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components