54AC16843WD datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> 54AC16843WD

54AC16843WD: DescriptionAC SERIES, DUAL 9-BIT DRIVER, TRUE OUTPUT, CDFP56; Categorylogic logic; File Size63KB，2 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/

Stay tuned Parametric Compare

54AC16843WD Overview

AC SERIES, DUAL 9-BIT DRIVER, TRUE OUTPUT, CDFP56

54AC16843WD Parametric

Parameter Name	Attribute value
package instruction	DFP,
Reach Compliance Code	unknown
Other features	WITH CLEAR AND PRESET
series	AC
JESD-30 code	R-GDFP-F56
length	18.288 mm
Logic integrated circuit type	BUS DRIVER
Number of digits	9
Number of functions	2
Number of ports	2
Number of terminals	56
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Output characteristics	3-STATE
Output polarity	TRUE
Package body material	CERAMIC, GLASS-SEALED
encapsulated code	DFP
Package shape	RECTANGULAR
Package form	FLATPACK
Certification status	Not Qualified
Maximum seat height	3.05 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	3 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	MILITARY
Terminal form	FLAT
Terminal pitch	0.635 mm
Terminal location	DUAL
width	9.652 mm
Base Number Matches	1

54AC16843WD Related Products

	54AC16843WD	54ACT16843WD	74AC16843DL	74ACT16843DL
Description	AC SERIES, DUAL 9-BIT DRIVER, TRUE OUTPUT, CDFP56	ACT SERIES, DUAL 9-BIT DRIVER, TRUE OUTPUT, CDFP56	AC SERIES, DUAL 9-BIT DRIVER, TRUE OUTPUT, PDSO56	ACT SERIES, DUAL 9-BIT DRIVER, TRUE OUTPUT, PDSO56
package instruction	DFP,	DFP,	SSOP,	SSOP,
Reach Compliance Code	unknown	unknown	unknown	unknown
Other features	WITH CLEAR AND PRESET	WITH CLEAR AND PRESET	WITH CLEAR AND PRESET	WITH CLEAR AND PRESET
series	AC	ACT	AC	ACT
JESD-30 code	R-GDFP-F56	R-GDFP-F56	R-PDSO-G56	R-PDSO-G56
length	18.288 mm	18.288 mm	18.415 mm	18.415 mm
Logic integrated circuit type	BUS DRIVER	BUS DRIVER	BUS DRIVER	BUS DRIVER
Number of digits	9	9	9	9
Number of functions	2	2	2	2
Number of ports	2	2	2	2
Number of terminals	56	56	56	56
Maximum operating temperature	125 °C	125 °C	85 °C	85 °C
Minimum operating temperature	-55 °C	-55 °C	-40 °C	-40 °C
Output characteristics	3-STATE	3-STATE	3-STATE	3-STATE
Output polarity	TRUE	TRUE	TRUE	TRUE
Package body material	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	DFP	DFP	SSOP	SSOP
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	FLATPACK	FLATPACK	SMALL OUTLINE, SHRINK PITCH	SMALL OUTLINE, SHRINK PITCH
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	3.05 mm	3.05 mm	2.79 mm	2.79 mm
Maximum supply voltage (Vsup)	5.5 V	5.5 V	5.5 V	5.5 V
Minimum supply voltage (Vsup)	3 V	4.5 V	3 V	4.5 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V
surface mount	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS
Temperature level	MILITARY	MILITARY	INDUSTRIAL	INDUSTRIAL
Terminal form	FLAT	FLAT	GULL WING	GULL WING
Terminal pitch	0.635 mm	0.635 mm	0.635 mm	0.635 mm
Terminal location	DUAL	DUAL	DUAL	DUAL
width	9.652 mm	9.652 mm	7.5 mm	7.5 mm
Base Number Matches	1	1	1	1

Recommended Resources

Improved oscillator circuit

Refrigerator temporary power outage protector circuit

Fully automatic charger circuit that can automatically identify polarity

Charge pump voltage converter series connection 4 times voltage circuit diagram

Computer motherboard circuit diagram 815 4_13

What is the principle of the hard disk recovery card driver (xp, win2000)?: As title...; hjklhu Embedded System

[Low Power] Low-Power Routing Algorithm for Programmable Logic Arrays to Reduce Glitches: With the increasing popularity of field programmable gate array (FPGA) applications and the emergence of portable and wireless devices, the speed, single chip capacity, cost and reliability of FPGAs i...; cillyfly FPGA/CPLD

FPGA giant Xilinx adjusts strategy to expand market: With Altera launching FPGAs with 65nm process, the world's two largest FPGA giants have started a new round of competition at the 65nm node. However, recently, Zheng Xinnan, marketing director of Xili...; frozenviolet Automotive Electronics

Array definition in SRAM: How do I define an array in an external SRAM? Can you please give me a simple program code for the definition? Thank you...; 小喇叭 Microcontroller MCU

FileMapping is abnormal after reading a file with size <= 4096!: Steps: 1) FileMapping reads file 1 with size4096 3) FileMapping reads another file 3, the content in the address returned by MapViewOfFile() is file 2. I wonder if it is a problem at the driver layer?...; xxc555 Embedded System

How to learn the Zigbee development protocol stack: I would like to ask an expert for advice 1) To what extent do I need to master the Zigbee protocol stack? 2) There is a GenericAPP application example in z-stack2007. I don't quite understand the bind...; xuesummer RF/Wirelessly

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components