EEWORLDEEWORLDEEWORLD

Part Number

Search

5962H9657901VXX

Description
D Flip-Flop, ACT Series, 1-Func, Positive Edge Triggered, 8-Bit, True Output, CMOS, CDFP20, BOTTOM BRAZED, CERAMIC, DFP-20
Categorylogic    logic   
File Size233KB,10 Pages
ManufacturerCobham Semiconductor Solutions
Download Datasheet Parametric View All

5962H9657901VXX Overview

D Flip-Flop, ACT Series, 1-Func, Positive Edge Triggered, 8-Bit, True Output, CMOS, CDFP20, BOTTOM BRAZED, CERAMIC, DFP-20

5962H9657901VXX Parametric

Parameter NameAttribute value
Parts packaging codeDFP
package instructionDFP,
Contacts20
Reach Compliance Codeunknown
ECCN code3A001.A.1.A
seriesACT
JESD-30 codeR-CDFP-F20
JESD-609 codee0/e4
Logic integrated circuit typeD FLIP-FLOP
Number of digits8
Number of functions1
Number of terminals20
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Output polarityTRUE
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDFP
Package shapeRECTANGULAR
Package formFLATPACK
propagation delay (tpd)19 ns
Certification statusNot Qualified
Filter levelMIL-PRF-38535 Class V
Maximum seat height2.921 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelMILITARY
Terminal surfaceTIN LEAD/GOLD
Terminal formFLAT
Terminal pitch1.27 mm
Terminal locationDUAL
total dose1M Rad(Si) V
Trigger typePOSITIVE EDGE
width6.9215 mm
minfmax63 MHz
Base Number Matches1
Standard Products
UT54ACS273/UT54ACTS273
Octal D-Flip-Flops with Clear
Datasheet
November 2010
www.aeroflex.com/logic
FEATURES
Contains eight flip-flops with single-rail outputs
Buffered clock and direct clear inputs
Individual data input to each flip-flop
Applications include:
- Buffer/storage registers, shift registers, and pattern
generators
1.2μ
CMOS
- Latchup immune
High speed
Low power consumption
Single 5 volt supply
Available QML Q or V processes
Flexible package
- 20-pin DIP
- 20-lead flatpack
UT54ACS273 - SMD 5962-96578
UT54ACTS273 - SMD 5962-96579
DESCRIPTION
The UT54ACS273 and the UT54ACTS273 are positive-edge-
triggered D-type flip-flops with a direct clear input.
Information at the D inputs meeting the setup time requirements
is transferred to the Q outputs on the positive-going edge of the
clock pulse. When the clock input is at either the high or low
level, the D input signal has no effect at the output.
The devices are characterized over full military temperature
range of -55°C to +125°C.
FUNCTION TABLE
INPUTS
CLR
L
H
H
H
CLK
X
L
D
x
X
H
L
X
OUTPUTS
PINOUTS
20-Pin DIP
Top View
CLR
1Q
1D
2D
2Q
3Q
3D
4D
4Q
V
SS
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
V
DD
8Q
8D
7D
7Q
6Q
6D
5D
5Q
CLK
20-Lead Flatpack
Top View
CLR
1Q
1D
2D
2Q
3Q
3D
4D
4Q
V
SS
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
V
DD
8Q
8D
7D
7Q
6Q
6D
5D
5Q
CLK
LOGIC SYMBOL
Q
x
L
H
L
No change
CLR
CLK
1D
2D
3D
4D
5D
6D
7D
8D
(1)
(11)
(3)
(4)
(7)
(8)
(13)
(14)
(17)
(18)
1D
R
C1
(2)
(5)
(6)
1Q
2Q
3Q
(9)
4Q
(12)
5Q
(15)
6Q
(16)
7Q
(19)
8Q
1
Note:
1. Logic symbol in accordance with ANSI/IEEE standard 91-1984
and IEC Publication 617-12.
LPWA Technology Introduction and Application Prospects
1 Definition of LPWA LPWA – Lowpowerwidearea, short for low-power wide area technology, uses lower power consumption to achieve long-distance wireless signal transmission. Compared with familiar techn...
Jacktang RF/Wirelessly
Newbie, no points, urgent help, hope for help from kind people, CE soft keyboard problem
I wrote a soft keyboard program using evc4.0. It is based on a dialog box. Clicking the button simulates the key message keybd_event. Everything is normal when debugging on the simulator, but when I t...
nibian Embedded System
The corresponding chip model cannot be found when building an FPGA project
I installed the 11.0 version, but only some of the models are not available. What's the situation?...
hanjiangxue1991 FPGA/CPLD
Design Case 01 Marquee
Design Case 01 Marquee Functional DescriptionPulse width modulation (PWM) is a very effective technology for controlling analog circuits using the digital output of microprocessors. It is widely used ...
mdy-吴伟杰 DIY/Open Source Hardware
[TI DLP Creative Collection] + Application of screenless display in industry
Starting point of creativity: DLP intelligent use of light can give birth to disruptive new solutions. These solutions will replace traditional physical, chemical or other "high-contact" technologies ...
dwdsp TI Technology Forum
Raspberry Pi Design Collection: A Source of Inspiration [EEWORLD University Hall]
Raspberry Pi Design Collection: A Source of Inspiration : https://training.eeworld.com.cn/course/578 [b]727 latest video[/b][b][size=4][color=Red]Raspberry Pi solves bathroom queues: Become an office ...
Makerfun MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 956  2411  1719  1397  1750  20  49  35  29  36 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号