3GDF14-C-80T-38.000 datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 3GDF14-C-80T-38.000

3GDF14-C-80T-38.000: DescriptionLVDS Output Clock Oscillator, 38MHz Nom, DIP-14/4; CategoryPassive components oscillator; File Size114KB，1 Pages; ManufacturerEuroquartz; Websitehttp://www.euroquartz.co.uk/

Download Datasheet Parametric View All

3GDF14-C-80T-38.000 Overview

LVDS Output Clock Oscillator, 38MHz Nom, DIP-14/4

3GDF14-C-80T-38.000 Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Reach Compliance Code	compliant
Maximum control voltage	3 V
Minimum control voltage	0.3 V
maximum descent time	0.5 ns
Frequency Adjustment - Mechanical	NO
Frequency offset/pull rate	80 ppm
frequency stability	100%
Installation features	THROUGH HOLE MOUNT
Nominal operating frequency	38 MHz
Maximum operating temperature	70 °C
Minimum operating temperature
Oscillator type	LVDS
Output load	50 OHM
physical size	20.2mm x 12.8mm x 5.08mm
longest rise time	0.5 ns
Maximum supply voltage	3.465 V
Minimum supply voltage	3.135 V
Nominal supply voltage	3.3 V
surface mount	NO
maximum symmetry	55/45 %
Base Number Matches	1

Preview

Download Datasheet

View All

EURO

QUARTZ

14 pin Dual-in-Line

Frequency range 38MHz to 640MHz

LVDS Output

Supply Voltage 3.3 VDC

Phase jitter 0.4ps typical

Pull range from ±30ppm to ±150ppm

GDF14 LVDS VCXO

38.0MHz to 640.0MHz

OUTLINE & DIMENSIONS

DESCRIPTION

GDF14 VCXOs are packaged in an industry-standard 14 pin dual-in-

line package. Typical phase jitter for GDF series VCXOs is 0.4 ps.

Output is LVDS. Applications include phase lock loop, SONET/ATM,

set-top boxes, MPEG , audio/video modulation, video game consoles

and HDTV.

SPECIFICATION

Frequency Range:

Supply Voltage:

Output Logic:

RMS Period Jitter:

Peak to Peak Jitter:

Phase Jitter:

Initial Frequency Accuracy:

Output Voltage HIGH (1):

Output Voltage LOW (0):

Pulling Range:

Control Voltage Range:

Temperature Stability:

Output Load:

Rise/Fall Times:

Duty Cycle:

Start-up Time:

Current Consumption:

Static Discharge Protection:

Storage Temperature:

Ageing:

Enable/Disable:

RoHS Status:

38.0MHz to 640.0MHz

3.3 VDC ±5%

LVDS

3.0ps typical

20.0ps typical, 30.0ps maximum

0.4ps typical, 5.0ps maximum

Tune to the nominal frequency

with Vc= 1.65 ±0.2VDC

1.4 Volts typical

1.1 Volts typical

From ±30ppm to ±150ppm

1.65 ±1.35 Volts

See table

50W into Vdd or Thevenin equiv.

0.5ns typ., 0.7ns max.

20% Vdd to 80% Vdd

50% ±5%

(Measured at Vdd-1.3V)

10ms maximum, 5ms typical

55mA typical, 60mA maximum

(At 202.50MHz)

2kV maximum

-55° to +150°C

±2ppm per year maximum

Not implemented - 4 pin package

Fully compliant or non compliant

PART NUMBERING

Example:

3GPF14G-B-80N-60.000

Supply Voltage

3 = +3.3V

Series Designator

GDF14

RoHS Status

G = RoHs compliant

Blank = RoHS non-compliant

Stability over temperature range

(See table)

Pullability in ±ppm

Pullability determinator

N = minimum

M = maximum

T = Typical

Frequency in MHz

FREQUENCY STABILITY

Stability Code Stability ±ppm Temp. Range

0°~+70°C

100

0°~+70°C

-40°~+85°C

100

-40°~+85°C

If non-standard frequency stability is required

Use ‘I’ followed by stability, i.e. I20 for ±20ppm

EUROQUARTZ LIMITED Blacknell Lane CREWKERNE Somerset UK TA18 7HE

Tel: +44 (0)1460 230000 Fax: +44 (0)1460 230001 info@euroquartz.co.uk www.euroquartz.co.uk

Recommended Resources

A RKC XTE-7000 temperature controller circuit diagram

Typical super regenerative radio receiver circuit diagram

AD conversion circuit using operational amplifier to power the chip

Touch lighting switch circuit 2

Sensor PGA204/205 type programmable gain instrument amplifier circuit

Non-contact angle and distance detection circuit

Questions about CNC TLV5618: It's mainly a problem with tlv5618. Why can it only be assigned once? I delayed for a while and then tried to transmit data again, but it didn't work. The voltage could not be output and it could only...; solo_angel Microchip MCU

Altera is also going to release SoC FPGA with ARM core: I attended Altera's press conference. They are going to launch SoC FPGA. In fact, it is to integrate hard-core ARM processors into the FPGA architecture, and then use broadband interconnection between...; 向农 FPGA/CPLD

WinCE image interface display problem: I customized a WinCE operating system. After a period of time, the LCD driver under WinCE was basically debugged and passed, but the LCD screen does not display anything after the system starts. How c...; jlizheng Embedded System

SEED-DVS6467 Innovation Story: [b]Industry Background[/b] The most important products in the digital video surveillance industry are DVS and DVR. DVR (Digital Video Recorder) is a video surveillance device that has only gradually d...; EEW DSP and ARM Processors

Suzhou recruits embedded software test engineers: Headhunting position, recruiting an embedded software test engineer, mainly responsible for integration testing and system testing, college degree or above, more than two years of experience, salary 1...; w温温 Recruitment

Verilog Golden Reference Guide: Verilog Golden Reference Guide...; chensi010614 FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components