6PH3ARB223KAM datasheet, PDF - EEWORLD Datasheet

6PH3ARB223KAM: DescriptionCAPACITOR, FILM/FOIL, POLYPROPYLENE, 1000V, 0.022uF, THROUGH HOLE MOUNT, RADIAL LEADED; CategoryPassive components capacitor; File Size63KB，1 Pages; ManufacturerSAMWHA; Websitehttp://www.samwha.com/

Download Datasheet Parametric View All

6PH3ARB223KAM Overview

CAPACITOR, FILM/FOIL, POLYPROPYLENE, 1000V, 0.022uF, THROUGH HOLE MOUNT, RADIAL LEADED

Parameter Name	Attribute value
Objectid	1988150127
package instruction	,
Reach Compliance Code	unknown
ECCN code	EAR99
capacitance	0.022 µF
Capacitor type	FILM CAPACITOR
dielectric materials	POLYPROPYLENE
Manufacturer's serial number	PH
Installation features	THROUGH HOLE MOUNT
negative tolerance	10%
Number of terminals	2
Maximum operating temperature	85 °C
Minimum operating temperature	-25 °C
Package shape	RECTANGULAR PACKAGE
method of packing	AMMO PACK
positive tolerance	10%
Rated (DC) voltage (URdc)	1000 V
surface mount	NO
Terminal shape	WIRE

Scale Multiplier: We implemented the proportional multiplier in VHDL design based on its working principle. The functions it completes are: ST is the chip select signal. When ST is valid, the output terminal Q will out...; aichangfeng FPGA/CPLD

Ask a question about DSP and ARM communication: I want to make a DSP for image processing and an ARM for control. The DSP chip is TI's VC5402 and the ARM is 2410. I checked the information and found that the two communicate through HPI, and some co...; justsee ARM Technology

A NOVEL BROADBAND DOUBLE BALANCED MIXER FOR THE 18-40 GHZ R: Double balanced mixers have been con techniques** which permit easy integraructed in the 18-40 GHz range, utilizing unique planar transmission line techniques** which permit easy integration of the mi...; JasonYoo Test/Measurement

How do I input an external clock signal into CC2530?: I plan to remove the original 32M crystal oscillator of CC2530 and use FPGA to generate a new 32M clock signal as the crystal oscillator. I want to use a coaxial cable to connect FPGA and CC2530. How ...; 读书运动少上网 RF/Wirelessly

Programming suggestions: The following items are some suggestions for a steady and successful design: Naming style: 1. Do not use keywords as signal names; 2. Do not use the VERILOG keyword as a signal name in ; 3. Name the s...; eeleader FPGA/CPLD

Can anyone help explain these lines of the makefile?: Excerpted from: C:\WINCE500\PUBLIC\SHELL\CESYSGEN\makefile ==================================== ========================== # # explorer resources # explorer:: 0409_base_resources !if "$(SYSGEN_QVGAP)"...; diangongjichu Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components